

AN0011 Application Note

AT32 3ADC simultaneous trigger

Introduction

This application note introduces the method of triggering three ADC conversions through the same trigger source on the AT32 microcontrollers to realize synchronous action of three ADC channels at any time, so as to meet the application that requires synchronous conversion of three ADCs.

Note: The corresponding code in this application note is developed on the basis of V2.x.x BSP provided by Artery. For other versions of BSP, please pay attention to the differences in usage.

Applicable products:

Part number	AT32F403 series
	AT32F403A series
	AT32F407 series



Contents

1	ADC structure	5
2	Principle of 3 ADC simultaneous trigger	6
3	ADC configuration	7
4	How to use Demo Code	13
5	Revision history	15



List of Tables

Table 1. Trigger situation	6
Table 2. ADC channels and corresponding GPIOs	13
Table 3. Document revision history	15



List of Figures

Figure 1. ADC block diagram	5
Figure 2. Trigger schematic diagram	6
Figure 3. AT-START-F403A	13
Figure 4. Test result	14



1 ADC structure

The ADC is a peripheral that converts an analog input signal into a 12-bit digital signal. Its sampling rate is as high as 2 MSPS. It has up to 18 channels (16 internal channels and 2 external channels) for sampling and conversion. It has the following functions:

1) Support single, repetition, sequence, automatic preempted group conversion and partition modes;

2) Both ordinary and preempted channels support trigger by software and external trigger, and external trigger has multiple optional trigger sources to choose from;

3) Converted data can be stored with left or right alignment, and preempted channels support data offset setting;

4) Voltage monitoring feature allows applications to monitor input voltage for exceeding the userdefined high/low thresholds.

5) Preempted channels conversion end, channels conversion end and voltage monitoring out of range have their respective interrupt enable bits;

6) Adjustable ADC clock (derived from PCLK2, maximum frequency of ACCLK: 28 MHz);

7) Support up to 20 channels sampling conversions (ordinary group: 16 channels; preempted group: 4 channels), and the sampling period is adjustable as required;

8) Ordinary channels conversion data can be transferred through DMA; when multiple channels are selected, DMA must be used to obtain conversion data;

9) Support multiple master/slave modes linking ADC1 and ADC2.

The structure of one ADC is shown below.

Figure 1. ADC block diagram





Principle of 3 ADC simultaneous trigger 2

In the regular simultaneous mode of ADC master/slave mode, ADC2 will fully synchronize ADC1 action, and ADC1 and ADC3 have multiple identical trigger sources. Therefore, the application can combine ADC1 and ADC 2 into master/slave mode (regular simultaneous mode), and ADC3 and ADC1 use the same trigger source so as to perform 3ADC simultaneous actions.

In application, initialize two channels for ADC1, ADC2 and ADC3 respectively. ADC1 uses channels 4~5, ADC2 uses channels 7~8 and ADC3 uses channels 10~11, to realize the following simultaneous trigger and conversion.

_							
	Trigger situation						
	Trigger	First time		Second time		Third time	
	ADC1	Channel 4	Channel 5	Channel 4	Channel 5	Channel 4	Channel 5
	ADC2	Channel 7	Channel 8	Channel 7	Channel 8	Channel 7	Channel 8
	ADC3	Channel 10	Channel 11	Channel 10	Channel 11	Channel 10	Channel 11

Table 1 Trigger situation

The trigger schematic diagram is shown below:







ADC configuration 3

Trigger source configuration

Configuration code of this application case is as follows:

static void tmr1_config(void) { gpio_init_type gpio_initstructure; tmr output config type tmr oc init structure; crm_clocks_freq_type crm_clocks_freq_struct = {0}; crm periph clock enable(CRM GPIOA PERIPH CLOCK, TRUE); gpio default para init(&gpio initstructure); gpio_initstructure.gpio_mode = GPIO_MODE_MUX; gpio initstructure.gpio pins = GPIO PINS 8; gpio initstructure.gpio out type = GPIO OUTPUT PUSH PULL; gpio initstructure.gpio pull = GPIO PULL NONE; gpio initstructure.gpio drive strength = GPIO DRIVE STRENGTH STRONGER; gpio_init(GPIOA, &gpio_initstructure); /* get system clock */ crm_clocks_freq_get(&crm_clocks_freq_struct); crm_periph_clock_enable(CRM_TMR1_PERIPH_CLOCK, TRUE); /* (systemclock/(systemclock/10000))/10000 = 1Hz(1s) */ tmr base init(TMR1, 9999, (crm clocks freq struct.sclk freq/10000 - 1)); tmr_cnt_dir_set(TMR1, TMR_COUNT_UP); tmr_clock_source_div_set(TMR1, TMR_CLOCK_DIV1); tmr output default para init(&tmr oc init structure); tmr oc init structure.oc mode = TMR OUTPUT CONTROL PWM MODE A; tmr oc init structure.oc polarity = TMR OUTPUT ACTIVE LOW; tmr_oc_init_structure.oc_output_state = TRUE; tmr oc init structure.oc idle state = FALSE; tmr_output_channel_config(TMR1, TMR_SELECT_CHANNEL_1, &tmr_oc_init_structure); tmr channel value set(TMR1, TMR SELECT CHANNEL 1, 5000); tmr channel enable(TMR1, TMR SELECT CHANNEL 1, TRUE); tmr_output_enable(TMR1, TRUE); } The case uses timer ch1 event to trigger ADC. On the basis of regular timer ch event configuration,

Application design:

the following should be noted.

- 1) For the purpose of demonstration, the timer is set to 1 Hz, and the frequency can be adjusted as required on the premise that the trigger interval is not less than ADC sequence conversion time.
- In order to realize ADC trigger, the tmr_output_enable(TMR1, TRUE) command cannot be 2) omitted.



- 3) In order to avoid false trigger, the timer can be enabled only after DMA and ADC are configured.
- 4) In addition to TMR1_CH1, the ADC1 and ADC3 ordinary channel trigger sources also support:
 - TMR1_CH3 event
 - TMR1_TRGOUT event
 - TMR8_CH1 event
 - TMR8_TRGOUT event

DMA configuration

```
Configuration code of this application case is as follows:
static void dma config(void)
{
  dma init type dma init struct;
   crm periph clock enable(CRM DMA1 PERIPH CLOCK, TRUE);
   crm periph clock enable(CRM DMA2 PERIPH CLOCK, TRUE);
  nvic irq enable(DMA1 Channel1 IRQn, 0, 0);
  nvic irq enable(DMA2 Channel4 5 IRQn, 0, 0);
  dma reset(DMA1 CHANNEL1);
  dma reset(DMA2 CHANNEL5);
  dma default para init(&dma init struct);
   dma init struct.buffer size = 2;
   dma_init_struct.direction = DMA_DIR_PERIPHERAL_TO_MEMORY;
   dma init struct.memory base addr = (uint32 t)adc1 ordinary valuetab;
   dma init struct.memory data width = DMA MEMORY DATA WIDTH WORD;
   dma init struct.memory inc enable = TRUE;
   dma init struct.peripheral base addr = (uint32 t)&(ADC1->odt);
   dma init struct.peripheral data width = DMA PERIPHERAL DATA WIDTH WORD;
   dma init struct.peripheral inc enable = FALSE;
```

dma_init_struct.priority = DMA_PRIORITY_HIGH;

dma_init_struct.loop_mode_enable = TRUE;

dma_init(DMA1_CHANNEL1, &dma_init_struct);

dma_init_struct.memory_base_addr = (uint32_t)adc3_ordinary_valuetab; dma_init_struct.memory_data_width = DMA_MEMORY_DATA_WIDTH_HALFWORD; dma_init_struct.peripheral_base_addr = (uint32_t)&(ADC3->odt); dma_init_struct.peripheral_data_width = DMA_PERIPHERAL_DATA_WIDTH_HALFWORD; dma_init(DMA2_CHANNEL5, &dma_init_struct);

```
dma_interrupt_enable(DMA1_CHANNEL1, DMA_FDT_INT, TRUE);
dma_interrupt_enable(DMA2_CHANNEL5, DMA_FDT_INT, TRUE);
dma_channel_enable(DMA1_CHANNEL1, TRUE);
dma_channel_enable(DMA2_CHANNEL5, TRUE);
```

3

In this case, the converted data of ADC1&ADC2 is transferred through DMA1_CHANNEL1, and the converted data of ADC3 is transferred through DMA2_CHANNEL5. On the basis of regular DMA configuration, the following should be noted.



- 1) Perform flexible mapping configuration for channels if the application needs to replace DMA CHANNEL.
- The converted data of ADC1&ADC2 will be combined into 32-bit data for transfer; therefore, 2) the peripheral and memory data width of DMA1 CHANNEL1 must be set to 32-bit.
- The converted data of ADC3 remains 16-bit width; therefore, the peripheral and memory data 3) width of DMA2_CHANNEL5 must be set to 16-bit.
- The data is transferred from ADC peripheral to memory; therefore, the peripheral is set as the 4) source of DAM data transfer direction.
- In order to ensure stable transfer of data, the number of data transferred through DMA 5) channels is set according to the number of ADC ordinary channel groups.
- The priority level of DMA channels is set according to actual application. When the ADC 6) conversion is fast, the priority of DMA channel should be increased appropriately to avoid data loss during transmission.

ADC configuration

{

Configuration code of this application case is as follows.

```
static void adc config(void)
 adc base config type adc base struct;
  crm periph clock enable(CRM ADC1 PERIPH CLOCK, TRUE);
 crm periph clock enable(CRM ADC2 PERIPH CLOCK, TRUE);
  crm periph clock enable(CRM ADC3 PERIPH CLOCK, TRUE);
  crm adc clock div set(CRM ADC DIV 6);
 /* select combine mode */
 adc combine mode select(ADC ORDINARY SMLT ONLY MODE);
  adc base default para init(&adc base struct);
  adc base struct.sequence mode = TRUE;
  adc base struct.repeat mode = FALSE;
  adc base struct.data align = ADC RIGHT ALIGNMENT;
  adc base struct.ordinary channel length = 2;
  adc base config(ADC1, &adc base struct);
  adc ordinary channel set(ADC1, ADC CHANNEL 4, 1, ADC SAMPLETIME 239 5);
  adc_ordinary_channel_set(ADC1, ADC_CHANNEL_5, 2, ADC_SAMPLETIME_239_5);
  adc ordinary conversion trigger set(ADC1, ADC12 ORDINARY TRIG TMR1CH1, TRUE);
  adc dma mode enable(ADC1, TRUE);
  adc base config(ADC2, &adc base struct);
  adc_ordinary_channel_set(ADC2, ADC_CHANNEL_7, 1, ADC_SAMPLETIME_239_5);
  adc ordinary channel set(ADC2, ADC CHANNEL 8, 2, ADC SAMPLETIME 239 5);
  adc ordinary conversion trigger set(ADC2, ADC12 ORDINARY TRIG SOFTWARE, TRUE);
 adc base config(ADC3, &adc base struct);
  adc ordinary channel set(ADC3, ADC CHANNEL 10, 1, ADC SAMPLETIME 239 5);
  adc ordinary channel set(ADC3, ADC CHANNEL 11, 2, ADC SAMPLETIME 239 5);
  adc ordinary conversion trigger set(ADC3, ADC3 ORDINARY TRIG TMR1CH1, TRUE);
  adc_dma_mode_enable(ADC3, TRUE);
```



adc_enable(ADC1, TRUE); adc_enable(ADC2, TRUE); adc_calibration_init(ADC1); while(adc_calibration_init_status_get(ADC1)); adc_calibration_start(ADC1); while(adc_calibration_status_get(ADC1)); adc_calibration_init(ADC2); while(adc_calibration_init_status_get(ADC2)); adc_calibration_start(ADC2); while(adc_calibration_status_get(ADC2)); adc_calibration_start(ADC2); while(adc_calibration_status_get(ADC2)); adc_calibration_init(ADC3); while(adc_calibration_init_status_get(ADC3)); adc_calibration_start(ADC3); while(adc_calibration_start(ADC3); while(adc_calibration_status_get(ADC3));

}

In this case, ADC1, ADC2 and ADC3 are used to realize conversion of channels. On the basis of regular ADC configuration, the following should be noted.

- 1) The converted data of ADC2 does not have an independent DMA transfer; therefore, to realize simultaneous conversion, ADC1 and ADC2 must be combined into the master/slave mode (regular simultaneous mode). ADC3 has an independent DMA request, so it is configured to independent mode.
- For the purpose of simultaneous conversion, ADC1 and ADC3 should select the same trigger source for ordinary channels. In this case, TMR1_CH1 is used, and one of the following should also be selected:
 - TMR1_CH3 event
 - TMR1_TRGOUT event
 - TMR8_CH1 event
 - TMR8_TRGOUT event
- 3) Trigger by software must be selected as the trigger source of ADC2 to avoid loss of synchronization of ADC2 in slave mode.
- 4) The trigger interval cannot be less than the ADC sequence conversion time to ensure that the trigger can be responded effectively.
- 5) Calibration can be performed only after ADC1 and ADC2 in master/slave mode are enabled.
- 6) Ensure that the same channel cannot be sampled and converted by multiple ADCs simultaneously.
- 7) In order to ensure stable transfer of data, the number of data transferred through DMA channels is set according to the number of ADC ordinary channel groups.
- 8) This case is only applicable to ADC ordinary channels; the converted data of preempted channels does not have DMA transfer capability.

Recommended overall initialization sequence

The recommended initialization sequence is as follows.

gpio_config(); tmr1_config(); dma_config(); adc_config();



tmr_counter_enable(TMR1, TRUE);

This initialization sequence is recommended based on the following considerations:

- Configure timer before ADC initialization, and enable timer after ADC initialization is enabled The timer starts to run after being enabled, and generates a trigger event as soon as it meet requirements. At this point, if ADC initialization is not completed, the trigger event will be lost; if ADC is being calibrated or waiting for power-on, a corresponding trigger event may occur.
- 2) Configure and enable DAM before ADC initialization is enabled

After ADC is enabled, it will start conversion accordingly as long as there is a trigger condition, and each channel will generate a DMA transfer request immediately after the completion of conversion. If there is hysteresis in DMA enabling, the data transfer request will not be responded in time, causing data loss and eventually data misalignment.

Interrupt service function design

Code of this application case is designed as follows:

```
void DMA1 Channel1 IRQHandler(void)
{
  if(dma_flag_get(DMA1_FDT1_FLAG) != RESET)
  {
    dma flag clear(DMA1 FDT1 FLAG);
    dma1_trans_complete_flag = 1;
  }
}
void DMA2 Channel4 5 IRQHandler(void)
{
  if(dma flag get(DMA2 FDT5 FLAG) != RESET)
  {
    dma flag clear(DMA2 FDT5 FLAG);
    dma2 trans complete flag = 1;
  }
}
```

This case only uses two DMA transfer complete interrupts, and the interrupt service function only records whether a transfer complete event occurred.

The interrupt service function is designed as simple and concise as possible. Since the response to interrupt function follows the priority principle, in order to avoid delaying the execution of other important application codes due to complex interrupt response, it is recommended not to heap too much application logic in the interrupt function.

main function design

Code of this application case is designed as follows:

```
int main(void)
{
    __IO uint32_t index = 0;
    nvic_priority_group_config(NVIC_PRIORITY_GROUP_4);
    system_clock_config();
    at32_board_init();
    at32_led_off(LED2);
    at32_led_off(LED3);
    at32_led_off(LED4);
```

```
usart1_config(115200);
  gpio_config();
  tmr1 config();
  dma config();
  adc_config();
  tmr counter enable(TMR1, TRUE);
  while(1)
  {
    if(dma1_trans_complete_flag != 0)
    {
      index++;
      dma1 trans complete flag = 0;
      printf("adc1 channel4 data[0] = 0x%x\r\n", adc1 ordinary valuetab[0] & 0xFFFF);
      printf("adc1 channel5 data[1] = 0x\%x\r\n", adc1 ordinary valuetab[1] & 0xFFFF);
      printf("adc2_channel7_data[0] = 0x%x\r\n", (adc1_ordinary_valuetab[0] >> 16) & 0xFFFF);
      printf("adc2 channel8 data[1] = 0x%x\r\n", (adc1 ordinary valuetab[1] >> 16) & 0xFFFF);
      printf("\r\n");
      at32_led_toggle(LED2);
    }
    if(dma2 trans complete flag != 0)
    {
      dma2 trans complete flag = 0;
      printf("adc3 channel10 data[0] = 0x\%x\r\n", adc3 ordinary valuetab[0]);
      printf("adc3 channel11 data[1] = 0x%x\r\n", adc3 ordinary valuetab[1]);
      printf("\r\n");
      at32 led toggle(LED3);
    }
  }
}
```

In the main function, except for peripheral initialization, only the printout of converted data is performed by querying the DMA transfer complete event flag. The following should be noted when designing the application.

The data of ADC1 and ADC2 in master/slave mode (regular simultaneous mode) is encapsulated into 32-bit data by hardware, and the 32-bit data obtained through DMA can be used only after being parsed. The upper 16 bits are the converted data of ADC2, and the lower 16 bits are the converted data of ADC1.



4 How to use Demo Code

Hardware resources

AT-START-F403A V1.0 demo board



ADC channels and corresponding GPIO ports are listed below.

Table 2. ADC channels and corresponding GPIOs

	a containioite anta controppenante	
ADC1	Channel 4→ PA4	Channel 5→ PA5
ADC2	Channel 7→ PA7	Channel 8→ PB0
ADC3	Channel 10→ PC0	Channel 11→ PC1

When doing the test, apply the voltage values to these six GPIOs respectively.

Test method

- 1. Open the project, compile and download to the target board;
- 2. Apply voltage values to the corresponding ADC1/2/3 pins. Print through the serial port or enter debug mode to check whether the conversion result is as expected.

The test result is shown below:

Figure 4. Test result



The corresponding channel voltage value has been converted and transferred to the specified array through DMA.

Note: All projects are built around AT32F403A. If users want to use them in other models, please refer to sample projects of each model in AT32xxx_Firmware_Library_V2.x.x\project\at_start_xxx\templates for a simple change.

Note: All projects are built around keil 5. If users want to use them in other compiling environments, please refer to AT32xxx_Firmware_Library_V2.x.x\project\at_start_xxx\templates (such as IAR6/7, keil 4/5) for a simple change.



5 Revision history

Table 3.	Document	revision	history

Date	Version	Revision note
2021.12.14	2.0.0	Initial release

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Purchasers are solely responsible for the selection and use of ARTERY's products and services; ARTERY assumes no liability for purchasers' selection or use of the products and the relevant services.

No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party's products or services, it does NOT imply that ARTERY authorizes the use of the third party's products or services, or permits any of the intellectual property, or guarantees any uses of the third party's products or services or intellectual property in any way.

Except as provided in ARTERY's terms and conditions of sale for such products, ARTERY disclaims any express or implied warranty, relating to use and/or sale of the products, including but not restricted to liability or warranties relating to merchantability, fitness for a particular purpose (based on the corresponding legal situation in any unjudicial districts), or infringement of any patent, copyright, or other intellectual property right.

ARTERY's products are not designed for the following purposes, and thus not intended for the following uses: (A) Applications that have specific requirements on safety, for example: life-support applications, active implant devices, or systems that have specific requirements on product function safety; (B) Aviation applications; (C) Aerospace applications or environment; (D) Weapons, and/or (E) Other applications that may cause injuries, deaths or property damages. Since ARTERY products are not intended for the above-mentioned purposes, if purchasers apply ARTERY products to these purposes, purchasers are solely responsible for any consequences or risks caused, even if any written notice is sent to ARTERY by purchasers; in addition, purchasers are solely responsible for the compliance with all statutory and regulatory requirements regarding these uses.

Any inconsistency of the sold ARTERY products with the statement and/or technical features specification described in this document will immediately cause the invalidity of any warranty granted by ARTERY products or services stated in this document by ARTERY, and ARTERY disclaims any responsibility in any form.

© 2021 ARTERY Technology – All Rights Reserved