

Getting Started with AT32F423

Introduction

This document is aimed at helping users with a quick start of developing application solutions based on AT32F423 MCU.

Note: The codes in this document are built around ARTERY's V2.x.x BSP. Attention should be paid to the differences between different versions of BSP when in use.

Applicable products:

Part number	AT32F423xx
-------------	------------

Contents

1	Development resources	6
1.1	Set up AT32 development environment	6
1.1.1	Debug tools and evaluation board	6
1.1.2	Programming tools and software resources	7
1.1.3	AT32 development environment	7
1.1.4	AT32 Work Bench	13
1.1.5	How to quickly replace AT32F415 with AT32F423	21
1.2	AT32F423 functionality enhancement.....	21
1.2.1	Instruction prefetch buffer	21
1.2.2	PLL clock settings	22
1.2.3	Encryption.....	23
1.2.4	Set system memory as main memory extension	26
1.2.5	How to distinguish AT32 MCU from other MCUs.....	30
2	FAQ for download and compiling	32
2.1	Program enters Hard Fault Handler.....	32
2.2	J-Link unable to recognize IC in Keil project.....	32
2.3	Possible problems occurred during download	32
2.3.1	Error: Flash Download failed–“Cortex-M4”	32
2.3.2	No Debug Unit Device found.....	32
2.3.3	RDDI-DAP Error	33
2.3.4	ISP serial interface gets stuck during download	33
2.3.5	How to resume program download.....	33
3	Security library (sLib).....	35
3.1	Introduction.....	35
3.2	Application principles.....	35
3.3	How to use sLib.....	35
4	Revision history.....	36

List of tables

Table 1. Document revision history..... 36

List of figures

Figure 1. AT-START-F423 and AT-Link-EZ	6
Figure 2. AT-START-F423 evaluation board package from ARTERY official website.....	6
Figure 3. ICP/ISP/AT-Link-Family package from ARTERY official website.....	7
Figure 4. BSP resources from ARTERY official website	8
Figure 5. Keil_v5 template	8
Figure 6. Pack resources from ARTERY official website	9
Figure 7. Install ArteryTek.AT32F423_DFP	9
Figure 8. Install Keil4_AT32MCU_AddOn	10
Figure 9. Click “Pack Installer” icon in Keil	10
Figure 10. Install IAR_AT32MCU_AddOn	10
Figure 11. Keil Debug option	11
Figure 12. Debug Settings in Keil.....	11
Figure 13. Keil Utilities option	12
Figure 14. IAR Debug option	12
Figure 15. IAR CMSIS-DAP option.....	13
Figure 16. AT32 Work Bench resources from ARTERY official website	14
Figure 17. dpkg command in Linux	14
Figure 18. Graphical installation	15
Figure 19. AT32 Work Bench getting started page.....	16
Figure 20. Project configuration.....	16
Figure 21. “Mode and Configuration” window	17
Figure 22. Mode setting	17
Figure 23. Parameters settings	17
Figure 24. GPIO settings	18
Figure 25. DMA settings	18
Figure 26. NVIC settings.....	18
Figure 27. Left click / right click effect.....	19
Figure 28. Clock configuration window.....	19
Figure 29. Code view	20
Figure 30. Project manager	20
Figure 31. Project file directory	21
Figure 32. Wait state bit in FLASH_PSR register.....	21
Figure 33. system_clock_config function.....	22

Figure 34. AT32F423 150 MHz output clock configuration	22
Figure 35. AT32 PLL auto step-by-step frequency switch configuration example	23
Figure 36. Use ISP tool to enable or disable access protection.....	24
Figure 37. Use ISP to enable access protection	24
Figure 38. Use ISP to unlock access protection.....	25
Figure 39. Use ICP tool to enable erase/program protection.....	26
Figure 40. Use ICP tool to disable erase/program protection	26
Figure 41. Use ICP tool to set boot memory AP mode.....	27
Figure 42. Boot memory AP mode operating progress	28
Figure 43. Use ICP tool to set offline boot memory AP mode	29
Figure 44. Use ICP tool to set offline project programming	29
Figure 45. ICP tool to monitor offline download status.....	30
Figure 46. Read Cortex ID.....	30
Figure 47. Read UID and PID.....	31
Figure 48. Flash Download failed–“Cortex- M4” during download.....	32
Figure 49. Configure debug settings	34
Figure 50. Configure CMSIS DAP settings.....	34

1 Development resources

Resources download link:

- <https://www.arterychip.com/en/index.jsp>


1.1 Set up AT32 development environment

1.1.1 Debug tools and evaluation board

The AT32F423 evaluation board comes with AT-Link-EZ for the debug purpose.

The picture of AT-Link-EZ is marked with red rectangle in Figure 1 below. It can also be separated from the board and works with other circuit boards. The debug tool can be used for several purposes such as IDE online debugging and programming, as well as USB-to-serial interface.

Figure 1. AT-START-F423 and AT-Link-EZ



Note: For details on AT-START-AT32F423 evaluation board, refer to the “UM_AT_START_F423_Vx.x” that is available from ARTERY’s official website. You can go to [ARTERY official website](#) → PRODUCTS → Value line → AT32F423 series → Resources → Evaluation Board, where you can download a ZIP-format AT-START-F423 and get VAT_START_F423_Vx.x\03_Documents.

Figure 2. AT-START-F423 evaluation board package from ARTERY official website

Evaluation Board		
Download	Description	Version
AT-START-F423	AT32F423 evaluation board supporting Arduino standard interfaces	V1.0

1.1.2 Programming tools and software resources

- **ARTERY programming tools and software:** AT-Link /AT-Link+ /AT-Link-Pro /AT-Link-ISO /AT-Link-EZ, and ICP/ISP
- 3rd party programming tools: J-Link, Armfly, Alientek, XWOPEN, ICWORKSHOP, ZLG, MaxWiz, Amomcu, Acroviev, Forcreat, Galecomm, Prosystems, Rx-prog, Sinaen, XELTEK, Zhifeng, etc.

Note: For more information, please visit [ARTERY official website](#)→SUPPORT→Hardware Development Tool and 3RD Party Writer.

- For ICP usage instructions, please refer to *UM_ICP_Programmer*. Path: [ARTERY official website](#)→PRODUCTS→Value line→AT32F4xx; download and unzip ICP tool, and get the “Artery_ICP_Programmer_Vx.x.xx\Document\UM_ICP_Programmer”.
- For ISP usage instructions, please refer to *UM_ISP_Programmer*. Path: [ARTERY official website](#)→PRODUCTS→Value line→AT32F4xx; download and unzip ISP tool, and get the “Artery_ISP_Programmer_Vx.x.xx\Document\UM_ISP_Programmer”.
- For AT-Link usage instructions, please refer to *UM0004_AT-Link_User_Manual*. Path: [ARTERY official website](#)→PRODUCTS→Value line→AT32F4xx; download and unzip AT-Link-Family to get the “AT_Link_EN_Vx.x.x\05_Documents\UM0004_AT-Link_User_Manual_EN_Vx.x.x”.

Figure 3. ICP/ISP/AT-Link-Family package from ARTERY official website

Tool		
Download	Description	Version
01_AT32 IDE AT32 IDE_Linux AT32 IDE_Win	<p>AT32 IDE User Manual</p> <p>A software development environment for cross-platform ARM embedded system based on Eclipse development supporting AT32 MCU</p>	V1.0.09
02_AT32 Work Bench AT32 Work Bench_Linux AT32 Work Bench_Win	<p>AT32 Work Bench</p> <p>The AT32 Work Bench can generate initialization C code and corresponding IDE project through MCU graphical configuration.</p>	V1.0.07
03_AT32 IDE_Project Generate_Linux AT32 IDE_Project Generate_Win	<p>AT32 IDE Project Generate</p>	V1.0.01
04_AT-Link Family AT-Link Family	<p>AT-Link Family</p> <p>Emulation and online/offline programming tools supporting AT32 MCU</p>	V2.1.2
05_AT-Link Console AT-Link Console_Linux AT-Link Console_Win	<p>AT-Link Console</p> <p>In-Circuit-Programming Console tool supporting AT32 MCU</p>	V3.0.8
06_ICP ICP	<p>ICP Programmer</p> <p>In-Circuit-Programming tool supporting AT32 MCU</p>	V3.0.13
07_ISP ISP	<p>ISP Programmer</p> <p>In-System-Programming tool supporting AT32 MCU</p>	V2.0.12

1.1.3 AT32 development environment

1.1.3.1 Template project


The frequently-used IDE template projects are included in ARTERY’s firmware BSP. You can get these resources by visiting [ARTERY official website](#)→PRODUCTS→Value line→AT32F423 series→BSP.

Figure 4. BSP resources from ARTERY official website

BSP		
Download	Description	Version
Firmware Library	AT32F423 firmware library BSP user guide	V2.0.4

BSP offers such template projects as at32_ide/eclipse_gcc/Keil_v5/Keil_v4/IAR_6.10/IAR_7.4/IAR_8.2/IAR_9.3, which are stored at AT32F423_Firmware_Library_V2.x.x\project\at_start_f4xx\templates. Just simply open the desired folder and IDE project. Figure 5 below shows an example of Keil_v5 project.

Figure 5. Keil_v5 template



Taking Keil_v5 template as an example, it mainly contains the following items:

- ① **at32F423_clock.c**: it is a clock configuration file defining the default clock frequency and clock path
- ② **at32F423_int.c**: it refers to an interrupt file that contains the default process of handling some core interrupts
- ③ **main.c**: it refers to the main code file
- ④ **at32F423_board.c**: it refers to the board configuration file that defines common hardware such as buttons and LEDs on AT-START evaluation board
- ⑤ **firmware**: it contains "at32F423_xx.c" that is used as a driver file for peripherals
- ⑥ **system_at32F423.c**: system initialization file
- ⑦ **startup_at32F423.s**: a startup file
- ⑧ **readme.txt**: a read-me txt file that describes some application functions, configuration method and application notes relating to a template project.

In addition to "Templates", a large number of examples are included in BSP for users' reference. These example codes are stored at AT32F423_Firmware_Library_V2.x.x\project\at_start_f4xx\examples.

Note: For details on BSP, refer to Section 4 of the document "AT32F423_firmware_BSP&Pack_user_guide". This guideline is available from [ARTERY official website](#)→PRODUCTS→Value line→AT32F423 series→BSP (unzip and get "AT32F423_Firmware_Library_Vx.x.x\document").

1.1.3.2 Pack installation

The installation of Pack is required to add AT32 MCU part number in Keil/IAR.

This Pack can be downloaded from [ARTERY official website](#)→PRODUCTS→Value line→AT32 AT32F4xx.

Figure 6. Pack resources from ARTERY official website

Download	Description	Version
1_Keil 4	Supports AT32 MCU to run in Keil MDK	V2.2.8
2_Keil 5	Supports AT32 MCU to run in Keil MDK	V2.3.1
3_IAR	Supports AT32 MCU to run in IAR EWARM	V2.2.0
4_Segger	Supports Segger tools to identify AT32 MCU	V2.0.9

Regarding the Keil compiling system, the keil 4.74 or above V5.23 is recommended. For Keil_v5 system, users need first unzip “Keil5_AT32MCU_AddOn” and then install the “ArteryTek.AT32F423_DFP”.

For Keil_v4 system, users directly install “Keil4_AT32MCU_AddOn”. By default, the installation path of Keil can be automatically recognized when installing. In case of recognition failure, it is necessary for users to manually choose an installation path for Keil.

Figure 7. Install ArteryTek.AT32F423_DFP






Figure 8. Install Keil4_AT32MCU_AddOn




Additionally, you can also open Keil, click the icon “**Pack Installer**”, then click “**File**”, and choose “**Import**” to import and install “**Pack**” you download from ARTERY official website.

Figure 9. Click “Pack Installer” icon in Keil



If IAR compiling system is to be used, its IAR7.0 or IAR6.1 above versions are recommended. While installing the “**IAR_AT32MCU_AddOn**”, the installation path of Keil can be automatically recognized. In case of recognition failure, it is necessary for users to manually choose an installation path for IAR.

Figure 10. Install IAR_AT32MCU_AddOn




Note: For details on Pack, refer to Section 2 of the document “AT32F423_firmware_BSP&Pack_user_guide”. This guideline is available from [ARTERY official website](#)→PRODUCTS→Value line→AT32F423→BSP (unzip and get the “\AT32F423_Firmware_Library_Vx.x.x\document”).

1.1.3.3 Debug and download with AT-Link

If AT-Link is to be used in Keil environment, click “**Debug**”, and then choose “**CMSIS-DAP Debugger**”.

Figure 11. Keil Debug option



Next, click “**Settings**” to enter “**Cortex-M Target Driver Setup**” window, as shown in Figure 12 below.


1. Select “AT-Link(WinUSB)-CMSIS-DAP/AT-Link-CMSIS-DAP”;

Note: For more information on WinUSB B, refer to “FAQ0136_How_to_use_AT-LINK_WinUSB_EN_V2.0.0”.

Path: [ARTERY official website](http://www.artery.com) → SUPPORT → FAQ → FAQ0136.


2. In “**Port**” option, select “**SW**” and then tick “**SWJ**”;
3. As shown in step 3 below, the ARM SW-DP debug module is recognized.

Figure 12. Debug Settings in Keil



In “**Utilities**” option, first untick “**Use Debug Driver**” (see step 1), then select “**CMSIS-DAP Debugger**” in Step 2, and finally re-tick Step 1 option (noted that this step 1 must be first unticked before being ticked again later).

Figure 13. Keil Utilities option



If AT-Link is to be used in IAR environment, click “**Project**”, choose “**Options**”, go to “**Debugger**” and select “**CMSIS-DAP**”, and then tick “**SWD**” option.

Figure 14. IAR Debug option





Figure 15. IAR CMSIS-DAP option



Note: The document *AT32F423_firmware_BSP&Pack_user_guide* provides details on Flash algorithm, MCU product series replacement and J-Link. Thus they are not repeated hereof. This document is located at [ARTERY official website](#)→PRODUCTS→Value line→AT32F423→BSP (unzip and get “\AT32F423_Firmware_Library_Vx.x.x\document”).

1.1.4 AT32 Work Bench

1.1.4.1 Introduction

This section introduces how to use AT32 Work Bench. Users can use the AT32 Work Bench to graphically configure MC, generate initialization C code and the corresponding IDE project, helping reducing development workload, duration and cost.

- Environmental requirements

Software:

Windows: Windows 7 and above


Linux: Ubuntu or Fedora that support x86_64

Hardware:

At least 2GB RAM and 4GB hard drive space

Note: For details about AT32 Work Bench, please refer to *UM_AT32_Work_Bench.pdf*. Path: [ARTERY official website](#)→SUPPORT→Tool. Click <https://www.arterychip.com/en/support/index.jsp?index=5>, as shown below.

Figure 16. AT32 Work Bench resources from ARTERY official website



1.1.4.2 Installation

Windows: Run the executable AT32_Work_Bench.exe directly, without the need for installation.


Linux: Ubuntu 16.4 and above are supported.

Installation steps:

- Enter the following “dpkg” command in the terminal for setup, as shown in Figure 17:

```
sudo dpkg -i AT32_Work_Bench_Linux-x86_64_Vx.x.xx.deb
```


Figure 17. dpkg command in Linux



- Graphical installation

Copy the “AT32_Work_Bench_Linux-x86_64_Vx.x.xx.deb” to Linux and double click. Then, click on the “Install”, as shown in Figure 18.

Figure 18. Graphical installation




After the installation is complete, click the "All Programs" button at the bottom of the left taskbar, find and click on the "AT32 Work Bench" in the program list to start AT32 Work Bench.

1.1.4.3 Project configuration

This section uses AT32F403AVGT7 to create an USART project to show how to use AT32_Work_Bench to generate initialization C code and the corresponding IDE project.


The getting started page is the first window that opens when AT32 Work Bench is started. It includes three options, i.e., "Start a New Design", "Open an Existing Design" and "Recent Designs".

Figure 19. AT32 Work Bench getting started page



Select the desired MCU and click to enter the project configuration window. The project configuration page contains “Pin out configuration”, “Clock configuration” and “Code view”.

Figure 20. Project configuration




(1) **Pin out configuration:** It is used to configure the MCU peripherals and pins, and it includes “Peripherals”, Mode and configuration” and “Pin layout”.

Select a peripheral to open the “Mode and Configuration” window where users can set the mode and relevant parameters, as well as MCU pins.

One pin is allowed to be used by different peripherals and for multiple functions. Therefore, once the mode is configured, the most suitable peripheral pin layout will be set automatically. For example, Figure 21 shows the “Mode and Configuration” of USART1.


Figure 21. “Mode and Configuration” window



Follow the below steps to configure USART1.

- Peripheral mode


Figure 22. Mode setting



As shown in Figure 22, when the USART1 asynchronous mode is selected, PA9 and PA10 are automatically mapped onto “USART1_TX” and “USART1_RX”, respectively.

- Parameters settings

Figure 23. Parameters settings



As shown in Figure 23, the “Parameters Settings” window contains USART1 related parameters, including basic parameters such as baud rate and data bit number, and advanced parameters such as data transfer direction.

- GPIO settings

Figure 24. GPIO settings

As shown in Figure 25, the “GPIO Settings” windows contains available GPIOs, such as USART1_TX” and “USART1_RX”.

- DMA settings

Figure 25. DMA settings

As shown in Figure 25, the “DMA Settings” window contains configurable DMA requests, such as DMA channels and DMA request parameters of “USART1_TX” and “USART1_RX”.

- NVIC settings

Figure 26. NVIC settings


As shown in Figure 26, the “NVIC Settings” window contains configurable interrupts of the selected peripheral. When DMA channel is enabled, the corresponding DMA channel interrupt can be configured. The “preemption priority” and “sub priority” are configured in the “NVIC Mode and configuration” window.

The pin layout of the selected package (such as LQFP48, QFN32 and TSSOP20) is displayed in graphic. Each pin is represented by its name (such as PA9), configuration status, and current signal distribution.

In the pin layout, left click on the pin (except for pins in fixed mode), and then a right-click menu pops up, showing configurable signals for the pin.


Right click on the configured pin, and then an “Enter Label” button pops up. Users can click on the button to specify a custom label for this signal.

Figure 27. Left click / right click effect



(2) Users can configure the clock path and parameters in the Clock Configuration window, and use drop-down menus and input boxes to modify the actual clock tree configuration to meet application requirements. The Clock Configuration window is shown in Figure 28.

Figure 28. Clock configuration window




Note 1: Set the “LEXT” mode in the “CRM Mode and Configuration” window to enable LEXT.

Note 2: Set the “HEXT” mode in the “CRM Mode and Configuration” window to enable HEXT.

Note: Tick “Clock Output” in the “CRM Mode and Configuration” window to enable clockout.


(3) Click on the “Code View” to generate code automatically. Code files are listed in the left, and the corresponding code is shown in the right window.

Figure 29. Code view



Click on the “Generate code” in the menu bar or toolbar, and then the “Project Manager” window pops up, as shown in Figure 30.

Figure 30. Project manager



By default, the minimum heap size and stack size are 0x200 and 0x400, respectively. Users need to modify these values when middleware stack is used.

Tick “Copy libraries into the project folder”, and libraries in the firmware package are copied automatically into the project folder when generating code.

Finally, click on “OK” to generate user code and project of the selected IDE automatically. The generated project file structure is shown in Figure 31.

Figure 31. Project file directory

名称	修改日期	类型	大小
libraries	2024/1/5 14:44	文件夹	
middlewares	2024/1/5 14:44	文件夹	
project	2024/1/5 14:44	文件夹	
AT32F403AVGT7_WorkBench.ATWP	2024/1/5 14:44	ATWP 文件	3 KB

1.1.5 How to quickly replace AT32F415 with AT32F423

- This migration guide from AT32F415 to AT32F423 is detailed in the document “MG0022_Migrating_from_AT32F415_to_AT32F423_V2.0.0”, which is available from [ARTERY official website](#)→PRODUCTS→Value line→AT32F423 series page.
- If program failure occurs, please refer to the corresponding sections of this document, or you can contact your local or nearest ARTERY Tech team for assistance.

1.2 AT32F423 functionality enhancement

1.2.1 Instruction prefetch buffer

Instruction prefetch buffer is very useful for achieving quicker CPU execution speed. After instruction prefetch buffer is enabled, the subsequent word is already awaiting in the buffer while CPU is reading the existing word. The instruction prefetch controller will then determine whether or not to access Flash memory according to available space in the buffer. Once there is at least a free space in the instruction prefetch buffer, then the instruction prefetch controller will trigger a read access.

Different system clocks require different wait states, which can be set through the bit [2:0] (WTCYC) in the FLASH_PSR register.

Figure 32. Wait state bit in FLASH_PSR register

Bit	Abbr.	Reset value	Type	Description
Bit 2: 0	WTCYC	0x0	rw	Wait states The wait states depends on the size of the system clock, and they are in terms of system clocks. 0: Zero wait state when 0MHz<system clock≤32MHz 1: One wait state when 32MHz<system clock≤64MHz 2: Two wait states when 64MHz<system clock≤96MHz 3: Three wait states when 96MHz<system clock≤128MHz 4: Four wait states when 128MHz<system clock≤150MHz

AT32 library has made relevant settings in the system_clock_config() function. For BSP of other AT32 MCU series, you can also find this setting at the same location.

Figure 33. system_clock_config function

```

void system_clock_config(void)
{
    /* reset crm */
    crm_reset();

    /* config flash psr register */
    flash_psr_set(FLASH_WAIT_CYCLE_4);

    /* ensure system clock to highest, set power ldo output voltage to 1.3v */
    pwc_ldo_output_voltage_set(PWC_LDO_OUTPUT_1V3);

    crm_clock_source_enable(CRM_CLOCK_SOURCE_HEXT, TRUE);

    /* wait till hext is ready */
    while(crm_hext_stable_wait() == ERROR)
    {
    }
}

```

1.2.2 PLL clock settings

1.2.2.1 PLL settings

AT32F423 embeds a PLL with a maximum of 150 MHz clock output. The CRM_PLLCFG register (PLL clock configuration register) can be used to configure different PLL clock frequencies, with the following formula:

$$\text{PLL output clock} = \left(\text{PLL reference input clock} \times \frac{\text{PLL multiplication frequency factor PLL_NS}}{\text{PLL pre - division factor PLL_MS} \times \text{PLL post - division factor PLL_FR}} \right) / 2$$

In AT32 BSP, example of PLL settings is based on HEXT=8 MHz, PLL=150 MHz.

Figure 34. AT32F423 150 MHz output clock configuration

```

/* config pll clock resource   PLL_FR =4*/
crm_pll_config(CRM_PLL_SOURCE_HEXT, 150, 1, CRM_PLL_FR_4);

```

Where, the first parameter “**CRM_PLL_SOURCE_HEXT**” represents that the HEXT is used as an external clock source, **PLL_NS=150**, **PLL_MS=1**, and **PLL_FR** value is **CRM_PLL_FR_4** (0x02, divided by 4).

For more information on clock configurations, please refer to the document “AN0158_AT32F423_CRM_Start_Guide”. Path: [ARTERY official website](#)→SUPPORT→AP Note→AN0158. With this file, you can learn more about how to configure and modify AT32F423 clock source code, and how to use ARTERY’s New Clock Configuration tool to quickly generate the desired clock code and apply it to project.

The New Clock Configuration document is available from [ARTERY official website](#)→PRODUCTS →Value line→AT32F423 series→Tool.

1.2.2.2 PLL automatic frequency switch feature

When the PLL multiplication frequency of AT32F423 series is greater than 108 MHz, it is recommended to enable PLL auto step-by-step frequency switch feature.

Figure 35 gives an example of PLL auto frequency switching function in AT32F423 BSP.

Figure 35. AT32 PLL auto step-by-step frequency switch configuration example

```

/* enable auto step mode */

crm_auto_step_mode_enable(TRUE);

/* select pll as system clock source */

crm_sysclk_switch(CRM_SCLK_PLL);

/* wait till pll is used as system clock source */

while(crm_sysclk_switch_status_get() != CRM_SCLK_PLL)

{

}

/* disable auto step mode */

crm_auto_step_mode_enable(FALSE);

/* update system_core_clock global variable */

system_core_clock_update();

```

Note: If this auto frequency switching function is enabled, it should be disabled right after the completion of clock switching operation. In other words, enabling and disabling must be operated in pair.

1.2.3 Encryption

Note: The BOOT1 bit of AT32F423 series is located in the user system data area (0x1FFF F800). When ISP tool is used, it is mandatory to ensure that nBOOT1=1 is asserted (default value) so that the program is booted from system memory instead of SRAM.

1.2.3.1 Access protection

Access protection is usually known as an encryption operation. It applies to the entire Flash memory. Once the access protection is enabled, the embedded Flash memory can only be read out through conducting normal program execution, rather than through JTAG or SWD.

Using ISP or ICP tool to unlock access protection will trigger erase operation to the Flash memory.

Note: Once enabled, high-level access protection cannot be unlocked. Meanwhile, it is forbidden for users to erase and write system area in any forms.


ISP or ISP tool can be used to enable and disable access protection.

■ Artery ICP Programmer (BOOT0=0)

Enable access protection: click Target – Access protection – Enable access protection or enable high-level access protection. (See Figure 36 below)

Unlock access protection: click Target – Access protection – disable

Figure 36. Use ISP tool to enable or disable access protection



■ Artery ISP Programmer (BOOT0=1)

Enable access protection: Keep clicking “Next” until you enter the final interface. Then check “Protection”, choose “Enable” and “Access protection”, click “Yes” (see Figure 37 below).

Unlock access protection: check “Protection”, choose “Disable” and “Access protection”, click “Yes”.

■ Artery ISP Multi-Port Programmer (BOOT0=1)

Enable access protection: check “Protection”, choose “Enable” and “Access protection” or “High-level access protection”, click “Start”.

Unlock access protection: check “Protection”, choose “Disable” and “Access protection”, click “Start”.

Figure 37. Use ISP to enable access protection





Figure 38. Use ISP to unlock access protection



Note: Access protection, after enabled, cannot be unlocked through erase operation.

1.2.3.2 Erase and program protection

Write protection applies to the entire Flash memory or to part of Flash area. Once Flash write protection is enabled, the embedded Flash memory are write-protected against any writing operation.

ISP or ICP tool can be used to enable or disable erase/program protection based on procedure below.

- Artery ICP Programmer (BOOT0=0)

Enable erase/program protection: click “Target” – User system area – choose the sectors to be erase/write-protected – apply to device

Disable erase/program protection: click “Target” – User system area – cancel the sectors to be erase/write-protected – apply to device

- Artery ISP Programmer (BOOT0=1)

Enable erase/program protection: check “Protection” option, choose “Enable” and “Erase/write protection”, and then click “Yes”

Disable erase/program protection: check “Protection” option, choose “Disable” and “Erase/write protection”, and then click “Yes”

- Artery ISP Multi-Port Programmer (BOOT0=1)

Enable erase/write protection: check “Protection” option, choose “Enable” and “Erase/write protection”, and then click “Yes”

Disable erase/write protection: check “Protection” option, choose “Disable” and “Erase/write protection”, and then click “Yes”

Figure 39. Use ICP tool to enable erase/program protection





Figure 40. Use ICP tool to disable erase/program protection



Note: Erase/program protection, after enabled, cannot be unlocked through erase operation.

1.2.4 Set system memory as main memory extension


System memory is used as a boot mode by default to store microcontroller manufacturer' Startup Code. On top of this, in AT32F423 series, a new feature is added to the system memory by using it to store user-defined codes as an extended memory area (AP mode).

Note: System memory AP mode is irreversible and can only be used once, meaning that after AP mode is selected, its original BOOT mode cannot be resumed.

During product development stage, we can use Artery ICP Programmer to enable system memory as an extended memory according to the following procedures.


- Connect AT-Link/J-Link to AT-START-F423 evaluation board and supply power to it;
- Open Artery ICP programmer and choose AT-Link/J-Link connection;
- Go to menu bar: Target – Boot memory AP mode – OK.

Figure 41. Use ICP tool to set boot memory AP mode



- To prevent unexpected wrong operations, you need manually enter the passkey “0xA35F6D24”, then you can check whether the operation is successful or not in “File info” column.

Figure 42. Boot memory AP mode operating progress



During mass-production stage, we can also use Artery ICP Programmer to enable system memory as memory extension area according to the following procedures:


- Connect AT-Link to AT-START-F423 evaluation board and supply power to it.

Note: The on-board AT-Link EZ does not support offline programming. As a result, you can only use non-EZ AT-Link.

- Open Artery ICP programmer and choose AT-Link connection.
- Go to menu bar: AT-Link setting -- AT-Link offline configuration setting.
- Follow the steps below to generate an offline project:
 1. Click “Create”;
 2. Enter a project name;
 3. Select a particular MCU series and MCU part number;
 4. Add .hex files;
 5. Select SWD as download interface;
 6. Tick “Boot memory AP mode” option and enter the paskey;
 7. Save project file or save project to AT-Link.

In addition to above settings, you can also make other configurations according to the actual needs.

Figure 43. Use ICP tool to set offline boot memory AP mode




- In Step 7, if you choose “Save project file”, this project will be saved as “.atcp” file so that it can be loaded onto other AT-Link.

The following dialogue window will pop out during actual operation. If “This project is only used at the specified AT-Link” option checked, it means that this project is bonded to a particular AT-Link and can only be used in this AT-Link. In this case, you need to enter AT-Link serial number that will be bonded to.


If “This project is only used once” option is checked, it means that this project could only be used once in the same AT-Link.

Figure 44. Use ICP tool to set offline project programming



- In step 7, if you choose “Save project to AT-Link” and operation is successful, in “AT-Link offline download status” option, you need to choose a project name for offline download, click “Save and activate”, and click “Start download”.

Figure 45. ICP tool to monitor offline download status



- For more information on system memory extension, please refer to the document “AN0066_config_boot_memory_as_extension_of_main_memory(AP_mode)”, which is stored at [ARTERY official website](#)→SUPPORT→AP Note→AN0066.
- For DEMO on running user program in the system memory, please refer to BSP, which is stored at [ARTERY official website](#)→PRODUCTS→Value line→AT32F423 series→BSP (unzip and get the AT32F423_Firmware_Library_V2.x.x\utilities\at32f423_boot_memory_ap_demo).

1.2.5 How to distinguish AT32 MCU from other MCUs

- Reading Cortex-M series CPU ID number, you can determine whether it is based on M0, M0+, M1, M3 or M4 core.

Figure 46. Read Cortex ID

```
cortex_id = *(uint32_t *)0xE00ED00;// read Cortex part number
if((cortex_id == 0x410FC240) || (cortex_id == 0x410FC241))
{
    printf("This chip is Cortex-M4F.\r\n");
}
else
{
    printf("This chip is Other Device.\r\n");
}
```

■ Read UID and PID

Figure 47. Read UID and PID

```

/* get AT32 MCU's UID/PID base address */
#define DEVICE_ID_ADDR1 0x1FFFF7F3 //define Artery MCU device ID and UID base address
#define DEVICE_ID_ADDR2 0xE0042000 //define MCU device ID and PID base address

/* store ID */
uint8_t ID[5] = {0};

/* AT32F423 MCU type table */
const uint64_t AT32_MCU_ID_TABLE[] =
{
    0x00000012700A3240, //AT32F423VCT7 256KB LQFP100
    0x00000012700A3240, //AT32F423VBT7 128KB LQFP100
    ...
};

/* get UID/PID */
ID[0] = *(int*)DEVICE_ID_ADDR1;
ID[1] = *(int*)(DEVICE_ID_ADDR2+3);
ID[2] = *(int*)(DEVICE_ID_ADDR2+2);
ID[3] = *(int*)(DEVICE_ID_ADDR2+1);
ID[4] = *(int*)(DEVICE_ID_ADDR2+0);

/* combine UID/PID */
AT_device_id =
((uint64_t)ID[0]<<32)|((uint64_t)ID[1]<<24)|((uint64_t)ID[2]<<16)|((uint64_t)ID[3]<<8)|((uint64_t)ID[4]<<0);

/* judge AT32 MCU */
for(i=0;i<sizeof(AT32_MCU_ID_TABLE)/sizeof(AT32_MCU_ID_TABLE[0]);i++)
{
    if(AT_device_id == AT32_MCU_ID_TABLE[i])
    {
        printf("This chip is AT32F4xx.\r\n");
    }
    else
    {
        printf("This chip is Other Device.\r\n");
    }
}

```

Note: AT32F4xx MCU contains several ID codes. By organizing the obtained ID information into a 64-bit data, it is possible for users to determine which MCU series is being used. For more information, please refer to the “DEBUG” section of the corresponding reference manual and *AN0016_Recognize_AT32_MCU* (path: [ARTERY official website](#)→SUPPORT→AP Note→AN0016).

2 FAQ for download and compiling

2.1 Program enters Hard Fault Handler

- Access data outside its boundary limit.
Locate where the program exceeds the boundary, and move it to normal data area.
- The program uses SRAM exceeding its maximum capacity threshold.
- System clock is set out of spec.

2.2 J-Link unable to recognize IC in Keil project

For a possible solution, please refer to the following documents:


- “FAQ0008_J-Link_cannot_find_IC”, which is stored at [ARTERY official website](#) →SUPPORT→FAQ→FAQ0008.
- “FAQ0132_How_to_add_Artery_MCU_into_JLINK”, which is stored at [ARTERY official website](#) →SUPPORT→FAQ→FAQ0132.

2.3 Possible problems occurred during download

2.3.1 Error: Flash Download failed–“Cortex-M4”

When Keil debugging or downloading, a warning message below pops up:

Figure 48. Flash Download failed–“Cortex- M4” during download



There are several possible factors behind this pop-up message:

- Access protection is enabled. If so, unlock access protection before download.
- You may not load Flash algorithm file or choose an incorrect one. If so, add a correct Flash algorithm to Flash Download location.
- Wrong BOOT0 setting. Note that the BOOT0 must be set to 0 to boot MCU from main Flash memory.
- Older version of J-Link driver. Note that 6.20C or above is recommended for J-Link.
- JTAG/SWD pin is disabled. Please refer to Section 2.3.5 for how to resume download.

2.3.2 No Debug Unit Device found

- Download interface is being occupied, for instance, ICP is being connected to a target device.
- JTAG/SWD connection error or it is not connected.

2.3.3 RDDI-DAP Error

- Compiler offers a higher level of optimization. For instance, the optimization level for Keil AC6 compiler is the default “-Oz”, so it should be changed to “-O0/-O1”.
- JTAG/SWD pin is disabled. Please refer to Section 2.3.5 for how to resume download.

2.3.4 ISP serial interface gets stuck during download

When using ISP interface for download, it is stuck at a certain location so that it cannot be released.

Proceed with this issue as follows:

- Check if power supply you are using is stable or not.
- Turn to a good-quality USB-to-serial interface tool such as CH340 chip.

2.3.5 How to resume program download

After executing the following operations, users may not be able to download programs:


- Disable JTAG/SWD PIN disable, so that program download failed and JTAG/SWD device cannot be located.
- Enter Standby mode, so that program download failed and JTAG/SWD device cannot be located.

The principle of solution is to halt the chip when the program is not running yet.

Recommended solutions:


1. Set BOOT mode: Configure to boot from boot memory or SRAM, then reset the MCU by setting the reset pin, and then perform erase operation to resume download.
2. Use ICP tool to add AT-Link: Connect AT-Link RST pin to the MCU reset pin, then choose AT-Link connection on ICP Programmer interface, and then erase the MCU to resume download.
3. Use Keil to add AT-Link: Connect AT-Link RST pin to the MCU reset pin, then configure debug settings in Keil (as marked with red rectangle in Figure 49), and then perform erase operation to resume download.

Figure 49. Configure debug settings



4. Use IAR to add AT-Link: Connect AT-Link RST pin to the MCU reset pin, then configure “CMSIS DAP” settings in IAR (as marked with red rectangle in Figure 50), and then perform erase operation to resume download.

Figure 50. Configure CMSIS DAP settings



3 Security library (sLib)

3.1 Introduction

At present, as an increasing number of microcontrollers (known as MCU) require complex algorithms and middleware solutions, how to protect core algorithms and other IP codes of solution providers has emerged as one of the most important concerns in the field of MCU applications.

In response to this demand, AT32F423 series is equipped with a security library, known as sLib, with the aim of preventing important IP codes from being altered or read by end user program, so as to safeguard the rights of solution providers.

3.2 Application principles

- Any part of Flash memory can be designated as a security library (sLib) with password. This sLib is used for storing critical algorithms by solution providers while the remaining memory area can be used for secondary development by end users.
- The security library is divided into a read-only area (SLIB_READ_ONLY) and an instruction area (SLIB_INSTRUCTION). Part of or the entire sLib can be set as read-only area or instruction area.
- The SLIB_READ_ONLY area can be read through I-Code and D-Code, but it is write-protected.
- The codes in the SLIB_INSTRUCTION area can only be fetched (only executable) by MCU through I-Code. They cannot be read by reading access (including ISP/ICP/debug mode or boot from internal RAM) via D-Code, for accessing SLIB_INSTRUCTION by reading operation will return all 0xFF.
- Codes and data within sLib cannot be erased until a correct password is entered. Performing write or erase operation in case of wrong password entry will trigger a warning from EPPERR=1 of the FLASH_STS register.
- Mass erase to the main Flash memory by end users will not affect codes and data in the sLib, meaning that programs and data in this secure area will not be erased.
- After sLib feature is enabled, users can also unlock this protection through writing a correct password in the SLIB_PWD_CLR register. Once sLib is unlocked, MCU will erase the whole main memory, including sLib. This kind of design is to protect program codes against leakage even if the password set by solution providers is leaked.

3.3 How to use sLib

For details on sLib, please refer to *AN0164_AT32F423_Security_Library_Application_Note*, which is stored at [ARTERY official website](#)→SUPPORT→AP Note→AN0164.

4 Revision history

Table 1. Document revision history

Date	Version	Revision note
2023.03.20	2.0.0	Initial release.
2024.01.05	2.0.1	Updated Section 2.3.5 “How to resume program download” and added section 1.1.4 “AT32 Work Bench”.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Purchasers are solely responsible for the selection and use of ARTERY’s products and services; ARTERY assumes no liability for purchasers’ selection or use of the products and the relevant services.

No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party’s products or services, it does NOT imply that ARTERY authorizes the use of the third party’s products or services, or permits any of the intellectual property, or guarantees any uses of the third party’s products or services or intellectual property in any way.

Except as provided in ARTERY’s terms and conditions of sale for such products, ARTERY disclaims any express or implied warranty, relating to use and/or sale of the products, including but not restricted to liability or warranties relating to merchantability, fitness for a particular purpose (based on the corresponding legal situation in any unjudicial districts), or infringement of any patent, copyright, or other intellectual property right.

ARTERY’s products are not designed for the following purposes, and thus not intended for the following uses: (A) Applications that have specific requirements on safety, for example: life-support applications, active implant devices, or systems that have specific requirements on product function safety; (B) Aviation applications; (C) Aerospace applications or environment; (D) Weapons, and/or (E) Other applications that may cause injuries, deaths or property damages. Since ARTERY products are not intended for the above-mentioned purposes, if purchasers apply ARTERY products to these purposes, purchasers are solely responsible for any consequences or risks caused, even if any written notice is sent to ARTERY by purchasers; in addition, purchasers are solely responsible for the compliance with all statutory and regulatory requirements regarding these uses.

Any inconsistency of the sold ARTERY products with the statement and/or technical features specification described in this document will immediately cause the invalidity of any warranty granted by ARTERY products or services stated in this document by ARTERY, and ARTERY disclaims any responsibility in any form.

© 2024 ARTERY Technology – All Rights Reserved