

Migrating from SXX32F107 to AT32F407

Introduction

This migration guide is written to help users with the analysis of the steps required to migrate from an existing SXX32F107 series to AT32F407 series device. It puts together the most important information and lists the vital aspects that need to be taken into account.

To move an application from SXX32F107 series to AT32F407 series, users have to analyze the hardware and software migration.

Applicable products:

| | |
|--------------|------------|
| Part numbers | AT32F407xx |
|--------------|------------|

Contents

| | | |
|----------|--|----------|
| 1 | Similarities and differences between AT32F407 and SXX32F107 | 5 |
| 1.1 | Overview of similarities | 5 |
| 1.2 | Overview of differences | 5 |
| 2 | Hardware migration | 7 |
| 3 | Software migration | 8 |
| 3.1 | Functional enhancement | 8 |
| 3.1.1 | ARM® 32-bit Cortex®-M4F with FPU | 8 |
| 3.1.2 | Security library..... | 8 |
| 3.1.3 | High frequency PLL settings | 8 |
| 3.1.4 | Extended prescaler | 8 |
| 3.1.5 | Internal memory size extension | 8 |
| 3.1.6 | External SPI Flash (SPIM feature)..... | 8 |
| 3.1.7 | SDIO2 support..... | 8 |
| 3.1.8 | I2C3 support..... | 8 |
| 3.1.9 | SPI4 support..... | 8 |
| 3.1.10 | I2S full-duplex support | 9 |
| 3.1.11 | Extended USART and UART | 9 |
| 3.1.12 | Simultaneous use of CAN and USB | 9 |
| 3.1.13 | 32-bit timer | 9 |
| 3.1.14 | SPI1 used as I2S1..... | 9 |
| 3.1.15 | USBDEV buffer | 9 |
| 3.1.16 | 48 MHz HICK supports USB peripheral..... | 9 |
| 3.1.17 | HICK auto clock calibration (ACC)..... | 9 |
| 3.1.18 | 64-pin packages support XMC..... | 9 |
| 3.1.19 | Flash memory CRC check | 9 |
| 3.1.20 | High-speed GPIO | 9 |
| 3.1.21 | Additional DMA flexible mapping request | 9 |
| 3.1.22 | CRC peripheral..... | 9 |
| 3.2 | Peripheral differences..... | 10 |
| 3.2.1 | High frequency PLL settings | 10 |

| | | |
|----------|--|-----------|
| 3.2.2 | Internal temperature sensor | 10 |
| 3.2.3 | GPIO 5V-tolerant pin compatibility | 10 |
| 3.2.4 | PA0 pull-down resistor auto enable in Standby mode | 10 |
| 3.2.5 | BOOT0 with a pull-down resistor | 10 |
| 3.2.6 | EMAC interrupt number | 10 |
| 3.2.7 | USB peripheral | 10 |
| 3.2.8 | Dual CAN filter banks | 10 |
| 3.2.9 | XMC usage differences | 10 |
| 4 | Revision history | 11 |

List of tables

| | |
|---|----|
| Table 1. Differences between AT32F407 and SXX32F107 | 5 |
| Table 2. XMC functional differences | 10 |
| Table 3. Document revision history..... | 11 |

1 Similarities and differences between AT32F407 and SXX32F107

The AT32F407 series microcontrollers are basically compatible with the SXX32F107 series and provide many enhanced features, some of which are slightly different from the SXX32F107 series. The differences between them are detailed in this document.

1.1 Overview of similarities

- Pin definition: The same package has the same pin definition. For extended peripherals, the alternate function of pins are defined
- Addressing space: Memory and registers have the same logical addresses. Extended peripherals occupy the reserved space of SXX32 series.
- Compiler tools: identical, for example, Keil, IAR

1.2 Overview of differences

Table 1. Differences between AT32F407 and SXX32F107

| | AT32F407 | SXX32F107xC/xB/x8 |
|--------------------------------|---|--|
| Core | Cortex-M4, DSP instruction and Floating Point Unit (FPU) | Cortex-M3 |
| System clock | Max frequency 240 MHz, both APB1 and APB2 bus are 120 MHz | Max frequency 72 MHz, APB1 36 MHz, APB2 72 MHz |
| Startup | 13 ms | 2.5 ms |
| Reset | 8 ms | - |
| Wake up from Standby mode | 8 ms | 50 us |
| SRAM size | Up to 224 KB | 96 KB |
| External SPI Flash | External SPI flash (SPIM), up to 16M Bytes | Not support |
| Boot Memory | 18KB boot memory has more features than SXX32F107: 1. USB DFU ISP programming 2. SPIM ISP programming 3. Flash memory content CRC check | 6KB/2KB by part number |
| User System Data | 48 Bytes user system data with the below features: 1. SRAM mode settings 2. 8 Bytes SPIM encryption key 3. Custom field (such as developer ID) | 16 Bytes |
| Flash memory 16-bit write time | 50 μs | 52.5 μs |
| Flash memory sector erase time | 50 ms | 40 ms |
| Flash memory mass erase time | 0.8 s (AT32F407xC) 1.4 s (AT32F407xE) 2.8 s (AT32F407xG) | 40 ms |
| Security library (sLib) | Support | NA |

| | AT32F407 | SXX32F107xC/xB/x8 |
|-------------------------------------|---|---|
| CRM | No PLL2 No PLL3 With different clock tree structure, refer to the AT32F407 Reference Manual. | PLL2 PLL3 |
| Extended I2C | Support I2C | I2C1/2 |
| Extended SPI | Support SPI4 | SPI1/2/3 |
| SDIO | Support SDIO1 and SDIO2 | No SDIO |
| Extended USART and UART | Support USART6/UART7/UART8 | Not support USART6/UART7/UART8 |
| SPI1 used as I2S | SPI1 can be used I2S feature | SPI1 can be used as SPI only |
| EMAC | IEEE 1588-2008 networked precise clock synchronization standard EMAC global interrupt vector number: IRQ 79 EMAC WKUP interrupt vector number: IRQ 80 | IEEE 1588-2002 networked precise clock synchronization standard ETH global interrupt vector number: IRQ 61 ETH WKUP interrupt vector number: IRQ 62 |
| USB | USB FS Only support USB Device Full Speed | OTG_FS Support Host and Device modes |
| CAN | Support CAN1 and CAN2 CAN2 filter can be used independently. | Support CAN1 and CAN2 CAN2 filter must be used with CAN1. |
| ADC | 3 ADC | 2 ADC |
| HICK auto clock calibration (ACC) | Support | Not support |
| XMC | Support | Not support |
| Flash memory CRC check | Support | Not support |
| High-speed GPIO | GPIO is on AHB bus | GPIO is on APB bus |
| 32-bit timer | TMR2 and TMR5 are 32-bit timers | All 16 bits |
| ADC | 2 Msps (max ADCCLK=28MHz) | 1 Msps (max ADCCLK=14MHz) |
| ADC trigger event | Support TMR1, TMR8 and TMR15 | No TMR15 |
| Temperature sensor | Positive temperature factor | Negative temperature factor |
| Voltage range | 2.6V~3.6V | 2V~3.6V |
| Ambient temperature TA | -40°C~+105°C | -40°C~+105°C |
| Core voltage | 1.2V | 1.8V |
| ESD parameters | HBM:5KV, CDM:1000V | HBM:2KV, CDM:500V |
| Run mode | 39.2 mA @ 72 MHz | 47.3 mA @ 72 MHz |
| Power consumption at Sleep mode | 33.9 mA @ 72 MHz | 28.2 mA @ 72 MHz |
| Power consumption at Deepsleep mode | 1.4 mA | 33 uA |
| Power consumption at Standby mode | 5.7 uA | 2.1 uA |

2 Hardware migration

The migration from SXX32F107 to AT32F407 series is very simple as they are pin-to-pin compatible basically.

3 Software migration

3.1 Functional enhancement

This section describes the enhanced peripheral features of AT32F407 versus SXX32F107. The subsection presents the behavior of the AT32F407.

3.1.1 ARM® 32-bit Cortex®-M4F with FPU

- Memory Protection Unit (MPU)
- Built-in single-cycle multiplication and hardware division
- Floating Point Unit (FPU)
- DSP instruction set

3.1.2 Security library

- Security library (sLib) feature is provided to prevent important IP-code from being modified or read by end applications so as to enhance security level.

3.1.3 High frequency PLL settings

- AT32F407 embeds a PLL that can output up to 240 MHz clock, with slight different in terms of settings
- PLL supports two frequency band, bordered by 72 MHz. Its frequency can be up to 240 MHz by setting the PLLRANG register according to the output frequency

3.1.4 Extended prescaler

- USB prescaler supports /2, /2.5, /3, /3.5, /4 output
- ADC prescaler supports /12, /16 output
- HEXT prescaler supports /3, /4, /5 output
- Main clock output (CLKOUT) supports CLKOUT prescaler feature to obtain CLKOUT/2, CLKOUT/4...CLKOUT/512
- Main clock output (CLKOUT) supports LEXT, LICK, PLLCLK/4, USB48M, ADCCLK output

3.1.5 Internal memory size extension

- Internal memory can be extended from 96 KB to 224 KB. If this mode is enabled, the address space of the corresponding zero-wait Flash memory to be limited to 128 KB.

3.1.6 External SPI Flash (SPIM feature)

- Support external SPI Flash as Flash extension area.

3.1.7 SDIO2 support

- Add SDIO2 support

3.1.8 I2C3 support

- Add I2C3 support

3.1.9 SPI4 support

- Add SPI4/I2S4 support

3.1.10 I2S full-duplex support

- Add two modules (I2S2_ext and I2S3_ext) to support I2S full-duplex mode

3.1.11 Extended USART and UART

- Support USART6/UART7/UART8

3.1.12 Simultaneous use of CAN and USB

- CAN and USB can be used at the same time.
- CAN has its individual 512-byte SRAM memory.
- USB also has its individual SRAM space, and the disabled CAN space can be assigned to USB.

3.1.13 32-bit timer

- TMR2/TMR5 can be configured as 32-bit timers.

3.1.14 SPI1 used as I2S1

- SPI1 can be used as I2S1 feature.

3.1.15 USBDEV buffer

- USB device (USBDEV) buffer can be extended to 768 / 1024 / 1280 Bytes.

3.1.16 48 MHz HICK supports USB peripheral

- 48 MHz clock can be used for the USB peripheral.

3.1.17 HICK auto clock calibration (ACC)

- ACC module, auto clock calibration (HICK ACC) uses the SOF signal (1 ms cycle) generated from the USB module as a reference signal for the sampling and calibration of the HICK clock.

3.1.18 64-pin packages support XMC

- 64-pin packages support XMC, but XMC only supports 8-bit 8080/6800 mode to drive LCD

3.1.19 Flash memory CRC check

- Flash memory CRC check is supported.

3.1.20 High-speed GPIO

- GPIO is optimized to put the GPIO clocks on the AHB bus.

3.1.21 Additional DMA flexible mapping request feature

- DMA1/DMA2 comes with flexible mapping request feature.

3.1.22 CRC peripheral

- AT32 CRC peripheral allows to reverse the bit position of input data according to a given data format (byte, half-word or word). In other words, the upper bit of an input data is reversed to a lower bit, and so on.
- AT32 CRC peripheral supports reversing the bit location of an output data according to the full-word format. In other words, the upper bit of an output data is reversed to a lower bit, and so on.

3.2 Peripheral differences

This section describes the peripherals differences between AT32F407 and SXX32F107. The behavior of the AT32F407 is detailed in subsections.

3.2.1 High frequency PLL settings

- When the embedded PLL is greater than 108 MHz in AT32F403A, it is necessary to use auto step-by-step frequency switch feature.

3.2.2 Internal temperature sensor

- Temperature sensor has positive temperature factors.

3.2.3 GPIO 5V-tolerant pin compatibility

- PA11 and PA12 on all packages, and PD0 and PD1 on 64-pin/48-pin packages are not 5V tolerant, so the input level of these pins must not exceed $VDD + 0.3V$.

3.2.4 PA0 pull-down resistor auto enable in Standby mode

- When the Standby mode is being entered, the pull-down resistor of PA0 pin is automatically enabled by internal control circuitry of the chip. The reason of this is to avoid current leakage caused by pin floating.

3.2.5 BOOT0 with a pull-down resistor

- BOOT0 embeds a pull-down resistor of around 90 K Ω (cannot be disabled), therefore it is not necessary to add an external pull-down resistor while using BOOT0 pin.

3.2.6 EMAC interrupt number

- Global interrupt number and wakeup interrupt number are IRQ79 and IRQ80, respectively.

3.2.7 USB peripheral

- USB_FS, only support USB Device Full Speed.

3.2.8 Dual CAN filter banks

- CAN1 and CAN2 are mutually independent, each of which has a fixed set of 14 filter banks.

3.2.9 XMC usage differences

As the AT32F4037 offers the largest 100-pin package, this cause some differences in XMC functions between AT32F403 and SXX32F107 in case of their respective largest package.

Table 2. XMC functional differences

| MCU | Address/data lines alternate function | Bank support | Memory support |
|-----------|--|---------------------------|---|
| SXXF107 | Non-multiplexed / multiplexed mode support | Bank: support bank1/2/3/4 | SRAM/PSRAM/NOR FLASH/NAND FLASH/PC card |
| AT32F403A | Multiplexed mode only | Bank: support bank1/2 | Multiplexed PSRAM/multiplexed NOR FLASH |

4 Revision history

Table 3. Document revision history

| Date | Revision | Changes |
|------------|----------|--|
| 2022.02.25 | 2.0.0 | Initial release |
| 2022.10.19 | 2.0.1 | 1. Added 3.1.22 CRC peripheral 2. Added 3.2.9 XMC usage differences |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Purchasers are solely responsible for the selection and use of ARTERY's products and services, and ARTERY assumes no liability whatsoever relating to the choice, selection or use of the ARTERY products and services described herein.

No license, express or implied, to any intellectual property rights is granted under this document. If any part of this document deals with any third party products or services, it shall not be deemed a license grant by ARTERY for the use of such third party products or services, or any intellectual property contained therein, or considered as a warranty regarding the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

Unless otherwise specified in ARTERY's terms and conditions of sale, ARTERY provides no warranties, express or implied, regarding the use and/or sale of ARTERY products, including but not limited to any implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right.

Purchasers hereby agrees that ARTERY's products are not designed or authorized for use in: (A) any application with special requirements of safety such as life support and active implantable device, or system with functional safety requirements; (B) any air craft application; (C) any automotive application or environment; (D) any space application or environment, and/or (E) any weapon application. Purchasers' unauthorized use of them in the aforementioned applications, even if with a written notice, is solely at purchasers' risk, and is solely responsible for meeting all legal and regulatory requirement in such use.

Resale of ARTERY products with provisions different from the statements and/or technical features stated in this document shall immediately void any warranty grant by ARTERY for ARTERY products or services described herein and shall not create or expand in any manner whatsoever, any liability of ARTERY.

© 2022 Artery Technology -All rights reserved