ARM®-based 32-bit Cortex®-M4 MCU with 256 KB Flash, sLib, USBFS, 11 timers, ADC, 2 COMPs, 6 communication interfaces

Feature

■ Wireless Bluetooth module

- Dual core Bluetooth® SIG specification 5.0 compliant
- 2.4 GHz low-power transceiver
- Clocks: 16 MHz crystal oscillator, 64 MHz PLL, interal 32 kHz clock
- Peripherals: 8 x GPIOs with 2-channel PWM, 2 x UARTs (UART21 is connected to MCU USART3)

■ Core: ARM®32-bit Cortex®-M4F CPU

- 150 MHz maximum frequency, with a Memory Protection Unit (MPU), single-cycle multiplication and hardware division
- DSP instructions

■ Memories

- 256 KBytes of Flash memory
- 18 Kbytes of boot code area used as a Bootloader or as a general instruction/data memory (one-timeconfigured)
- sLib: configurable part of main Flash set as a library area with code excutable but secured, non-readable
- 32 KBytes of SRAM

■ Power control (PWC)

- 2.6 V ~ 3.6 V application suppy
- Power-on reset (POR)/ low-voltage reset (LVR), and power voltage monitor (PVM)
- Low power: Sleep, Deepsleep, and Standby modes,
- VBAT supply for LEXT, ERTC and 42 x 16-bit battery powered registers (BPR)

■ Clock and reset management (CRM)

- External master clock input
- Internal 48 MHz factory-trimmed clock (HICK), accuracy 1% at T_A=25 °C, 2.5 % at T_A=-40 to +105 °C, with automatic clock calibration (ACC)
- PLL with configurable frequency multiplication (31~500) and division factor (1~15)
- 32 kHz crystal oscillator (LEXT)
- Internal 40 kHz RC oscillator (LICK)

1 x 12-bit 0.5 μs A/D converter (up to 16 input channels)

Conversion range: 0 V to 3.6 V

- Sample and hold capability
- Temperature sensor

2 x COMP

■ DMA: 12-channel DMA controller

Peripherals supported: timers, ADC, SPI, I²C and USART

Debug mode

Serial wire debug (SWD)

■ Fast I/O Interfaces

- All mappable to 16 external interrupt vectors
- Almost 5 V-tolerant
- All fast I/Os, registers accessible with fAHB speed

■ Up to 11 Timers (TMR)

- 6 x 16-bit and 1 x 32-bit timers, each with 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- 2 x Watchdog timers (WDT and WWDT)
- SysTick timer: 24-bit downcounter

■ ERTC: enhanced RTC

■ Up to 6 communication interfaces

- I²C interface (SMBus/PMBus)
- Up to 3 x USARTs (ISO7816 interface, LIN, IrDA and modem control)
- SPI interface
- CAN interface (2.0B Active)
- USB full speed interface/host/OTG controller
- Infrared transmitter (IRTMR)

■ CRC Calculation Unit

- 96-bit ID (UID)
- Packaging
 - QFN487x7mm

■ List of Models

Internal Flash	Model
256 KBytes	AT32WB415CCU7-7



Contents

1	Syste	em architecture	28
	1.1	System overview	30
		1.1.1 ARM Cortex®-M4 processor	30
		1.1.2 Bit band	30
		1.1.3 Interrupt and exception vectors	32
		1.1.4 System Tick (SysTick)	35
		1.1.5 Reset	35
	1.2	List of abbreviations for registers	37
	1.3	Device characteristics information	37
		1.3.1 Flash memory size register	37
		1.3.2 Device electronic signature	37
2	Mem	ory resources	38
	2.1	Internal memory address map	38
	2.2	Flash memory	39
	2.3	SRAM memory	39
	2.4	Peripheral address map	39
3	Powe	er control (PWC)	42
	3.1	Introduction	42
	3.2	Main Features	42
	3.3	POR/LVR	43
	3.4	Power voltage monitor (PVM)	43
	3.5	Power domain	44
	3.6	Power saving modes	44
	3.7	PWC registers	
		3.7.1 Power control register (PWC_CTRL)	
		3.7.2 Power control/status register (PWC_CTRLSTS)	
4	Cloc	k and reset manage (CRM)	48
	4.1	Clock	48
		4.1.1 Clock sources	48



		4.1.2 System clock	49
		4.1.3 Peripheral clock	50
		4.1.4 Clock fail detector	50
		4.1.5 Auto step-by-step system clock switch	50
		4.1.6 Internal clock output	51
		4.1.7 Interrupts	51
	4.2	Reset	51
		4.2.1 System reset	51
		4.2.2 Battery powered domain reset	51
	4.3	CRM registers	52
		4.3.1 Clock control register (CRM_CTRL)	52
		4.3.2 Clock configuration register (CRM_CFG)	53
		4.3.3 Clock interrupt register (CRM_CLKINT)	55
		4.3.4 APB2 peripheral reset register (CRM_APB2RST)	56
		4.3.5 APB1 peripheral reset register1 (CRM_APB1RST)	57
		4.3.6 APB peripheral clock enable register (CRM_AHBEN)	57
		4.3.7 APB2 peripheral clock enable register (CRM_AHB2EN)	58
		4.3.8 APB1 peripheral clock enable register (CRM_AHB1EN)	59
		4.3.9 Battery powered domain control register (CRM_BPDC)	60
		4.3.10 Control/status register (CRM_CTRLSTS)	60
		4.3.11 APB peripheral reset register (CRM_APBRST)	61
		4.3.12 PLL configuration register (CRM_PLL)	61
		4.3.13 Additional register (CRM_MISC1)	62
		4.3.14 OTG_FS extended control register (CRM_OTG_EXTCTRL)	62
		4.3.15 Additional register (CRM_MISC2)	63
5 F	Flash	memory controller (FLASH)	64
	5.1	FLASH introduction	
	5.2	Flash memory operation	
	5.2	5.2.1 Unlock/lock	
		5.2.2 Erase operation	
		5.2.3 Programming operation	
		5.2.4 Read operation	
	5.3	Main Flash memory extension area	
	5.4	User system data area	
	ა.4	User system data area	09



6

	5.4.1 Unlock/lock
	5.4.2 Erase operation
	5.4.3 Programming operation
	5.4.4 Read operation
5.5	Flash memory protection
	5.5.1 Access protection
	5.5.2 Erase/program protection
5.6	Special functions
	5.6.1 Security library settings
	5.6.2 Bootloader code area used as Flash memory extension
	5.6.3 CRC verify
5.7	Flash memory registers
	5.7.1 Flash performance select register (FLASH_PSR)
	5.7.2 Flash unlock register (FLASH_UNLOCK)
	5.7.3 Flash user system data unlock register (FLASH_USD_UNLOCK) 76
	5.7.4 Flash status register (FLASH_STS)
	5.7.5 Flash control register (FLASH_CTRL)
	5.7.6 Flash address register (FLASH_ADDR)
	5.7.7 User system data register (FLASH_USD)
	5.7.8 Erase/program protection status register (FLASH_EPPS)
	5.7.9 Flash security library status register0 (SLIB_STS0)
	5.7.10 Flash security library status register1 (SLIB_STS1)
	5.7.11 Security library password clear register (SLIB_PWD_CLR) 79
	5.7.12 Security library additional status register (SLIB_MISC_STS) 79
	5.7.13 Flash CRC address register (FLASH_CRC_ARR)
	5.7.14 Flash CRC control register (FLASH_CRC_CTRL) 80
	5.7.15 Flash CRC check result register (FLASH_CRC_CHKR) 80
	5.7.16 Security library password setting register (SLIB_SET_PWD) 80
	5.7.17 Security library address setting register (SLIB_SET_RANGE) 80
	5.7.18 Flash extension memory security library setting register
	(EM_SLIB_SET)
	5.7.19 Boot mode setting register (BTM_MODE_SET)
	5.7.20 Security library unlock register (FLASH_UNLOCK)
Gene	ral-purpose I/Os (GPIOs)83



	6.1	Introduction	83
	6.2	Functional overview	83
		6.2.1 GPIO structure	83
		6.2.2 GPIO reset status	83
		6.2.3 General-purpose input configuration	84
		6.2.4 Analog input/output configuration	84
		6.2.5 General-purpose output configuration	84
		6.2.6 GPIO port protection	84
	6.3	GPIO registers	84
		6.3.1 GPIO configuration register low (GPIOx_CFGLR) (x=AF)	85
		6.3.2 GPIO configuration register high (GPIOx_CFGHR) (x=AF)	85
		6.3.3 GPIO input register (GPIOx_IDT) (x=AF)	85
		6.3.4 GPIO output register (GPIOx_ODT) (x= AF)	86
		6.3.5 GPIO set/clear register (GPIOx_SCR) (x=AF)	86
		6.3.6 GPIO bit clear register (GPIOx_CLR) (x=AF)	86
		6.3.7 GPIO write protection register (GPIOx_WPR) (x=AF)	86
7	Multi	iplexed function I/Os (IOMUX)	87
	7.1	Introduction	87
	7.2	Functional overview	87
		7.2.1 IOMUX structure	87
		7.2.2 MUX Input configuration	88
		7.2.3 MUX output or bidirectional MUX configuration	88
		7.2.4 Peripheral MUX function configuration	88
		7.2.5 IOMUX map priority	88
		7.2.5.1 Hardware preemption	. 89
		7.2.5.2 Debug port priority	
		7.2.5.3 Other peripheral output priority	
		7.2.6 External interrupt/wake-up lines	
	7.3	IOMUX registers	
		7.3.1 Event output control register (IOMUX_EVTOUT)	
		7.3.2 IOMUX remap register (IOMUX_REMAP)	
		7.3.3 IOMUX external interrupt configuration register1 (IOMUX_EXINTC1	•
		7.3.4 IOMUX external interrupt configuration register2 (IOMUX_EXINTC2	•
		7.3.5 IOMUX external interrupt configuration register3 (IOMUX_EXINTC3	1194



		7.3.6 IOMUX external interrupt configuration register4 (IOMUX_EXINTC4)95
		7.3.7 IOMUX remap register2 (IOMUX_REMAP2)
		7.3.8 IOMUX remap register3 (IOMUX_REMAP3)
		7.3.9 IOMUX remap register4 (IOMUX_REMAP4)
		7.3.10 IOMUX remap register5 (IOMUX_REMAP5) 97
		7.3.11 IOMUX remap register6 (IOMUX_REMAP6) 97
		7.3.12 IOMUX remap register7 (IOMUX_REMAP7)
		7.3.13 IOMUX remap register8 (IOMUX_REMAP8)
8	Exte	rnal interrupt/Event controller (EXINT) 100
	8.1	EXINT introduction
	8.2	Function overview and configuration procedure
	8.3	EXINT registers
		8.3.1 Interrupt enable register (EXINT_INTEN)101
		8.3.2 Event enable register (EXINT_EVTEN)101
		8.3.3 Polarity configuration register1 (EXINT_ POLCFG1)101
		8.3.4 Polarity configuration register2 (EXINT_ POLCFG2)102
		8.3.5 Software trigger register (EXINT_ SWTRG)102
		8.3.6 Interrupt status register (EXINT_ INTSTS)102
9	DMA	controller (DMA)
	9.1	Introduction
	9.2	Main features
	9.3	Function overview104
		9.3.1 DMA configuration104
		9.3.2 Handshake mechanism104
		9.3.3 Arbiter
		9.3.4 Programmable data transfer width
		9.3.5 Errors
		9.3.6 Interrupts106
		9.3.7 Fixed DMA request mapping106
		9.3.8 Flexible DMA request mapping106
	9.4	DMA registers
		9.4.1 DMA interrupt status register (DMA_STS)109
		9.4.2 DMA interrupt flag clear register (DMA_CLR)110

		9.4.3 DMA channel-x configuration register (DMA_CxCTRL) (x = 17)112
		9.4.4 DMA channel-x number of data register (DMA_CxDTCNT) ($x = 1$	7)113
		9.4.5 DMA channel-x peripheral address register	
		(DMA_CxPADDR) (x = 17)	113
		9.4.6 DMA channel-x memory address register (DMA_CxMADDR) (x =	17)114
		9.4.7 DMA channel source register (DMA_SRC_SEL0)	114
		9.4.8 DMA channel source register1 (DMA_SRC_SEL1)	114
10	CRC	calculation unit (CRC)	. 115
	10.1	CRC introduction	115
	10.2	CRC functional description	115
	10.3	CRC registers	116
		10.3.1 Data register (CRC_DT)	116
		10.3.2 Common data register (CRC_CDT)	116
		10.3.3 Control register (CRC_CTRL)	117
		10.3.4 Initialization register (CRC_IDT)	117
		10.3.5 Initialization register (CRC_IDT)	117
11	I ² C in	terface	. 118
	11.1	I ² C introduction	118
	11.2	I ² C main features	118
	11.3	I ² C function overview	118
	11.4	I ² C interface	119
		11.4.1 I ² C slave communication flow	121
		11.4.2 I ² C master communication flow	122
		11.4.3 Data transfer using DMA	128
		11.4.4 SMBus	129
		11.4.5 I ² C interrupt requests	131
		11.4.6 I ² C debug mode	131
	11.5	I ² C registers	131
		11.5.1 Control register1 (I2C_CTRL1)	132
		11.5.2 Control register2 (I2C_CTRL2)	133
		11.5.3 Own address register1 (I2C_OADDR1)	134
		11.5.4 Own address register2 (I2C_OADDR2)	134
		11.5.5 Data register (I2C_DT)	134



1

		11.5.6 Status register1 (I2C_STS1)	135
		11.5.7 Status register2 (I2C_STS2)	137
		11.5.8 Clock control register (I2C_ CLKCTRL)	137
2	Unive	ersal synchronous/asynchronous receiver/transmitte	er (USART)139
	12.1	USART introduction	139
	12.2	Full-duplex/half-duplex selector	141
	12.3	Mode selector	141
		12.3.1 Introduction	141
		12.3.2 Configuration procedure	141
	12.4	USART frame format and configuration	144
	12.5	DMA transfer introduction	146
		12.5.1 Transmission using DMA	146
		12.5.2 Reception using DMA	146
	12.6	Baud rate generation	147
		12.6.1 Introduction	147
		12.6.2 Configuration	147
	12.7	Transmitter	147
		12.7.1 Transmitter introduction	147
		12.7.2 Transmitter configuration	149
	12.8	Receiver	149
		12.8.1 Receiver introduction	149
		12.8.2 Receiver configuration	150
		12.8.3 Start bit and noise detection	151
	12.9	Interrupt requests	152
	12.10	OI/O pin control	152
	12.1	1USART registers	154
		12.11.1 Status register (USART_STS)	154
		12.11.2 Data register (USART_DT)	155
		12.11.3 Baud rate register (USART_BAUDR)	155
		12.11.4 Control register1 (USART_CTRL1)	155
		12.11.5 Control register2 (USART_CTRL2)	157
		12.11.6 Control register3 (USART_CTRL3)	158
		12.11.7 Guard time and divider register (USART_GDIV)	159

13	Seria	I peripheral interface (SPI)	160
	13.1	SPI introduction	160
	13.2	Functional overview	160
		13.2.1 SPI description	160
		13.2.2 Full-duplex/half-duplex selector	161
		13.2.3 Chip select controller	163
		13.2.4 SPI_SCK controller	163
		13.2.5 CRC introduction	163
		13.2.6 DMA transfer	164
		13.2.7 Transmitter	165
		13.2.8 Receiver	165
		13.2.9 Motorola mode	166
		13.2.10 Interrupts	168
		13.2.11 IO pin control	169
		13.2.12 Precautions	169
	13.3	SPI registers	169
		13.3.1 SPI control register1 (SPI_CTRL1)	169
		13.3.2 SPI control register2 (SPI_CTRL2)	170
		13.3.3 SPI status register (SPI_STS)	171
		13.3.4 SPI data register (SPI_DT)	171
		13.3.5 SPICRC register (SPI_CPOLY)	172
		13.3.6 SPIRxCRC register (SPI_RCRC)	172
		13.3.7 SPITxCRC register (SPI_TCRC)	172
14	Time	r	173
	14.1	General-purpose timer (TMR2 to TMR5)	173
		14.1.1 TMRx introduction	173
		14.1.2 TMRx main features	174
		14.1.3 TMRx functional overview	174
		14.1.3.1 Counting clock	174
		14.1.3.2 Counting mode	177
		14.1.3.3 TMR input function	
		14.1.3.4 TMR output function	
		14.1.3.5 TMR synchronization	
		14.1.3.6 Debug mode	188



	14.1.4 TMRx reg	jisters	188		
	14.1.4.1 C	ontrol register1 (TMRx_CTRL1)	189		
	14.1.4.2 C	ontrol register2 (TMRx_CTRL2)	190		
	14.1.4.3 S	lave timer control register (TMRx_STCTRL)	190		
	14.1.4.4 D	14.1.4.4 DMA/interrupt enable register (TMRx_IDEN)			
	14.1.4.5 In	nterrupt status register (TMRx_ISTS)	192		
	14.1.4.6 S	oftware event register (TMRx_SWEVT)	194		
	14.1.4.7 C	hannel mode register1 (TMRx_CM1)	194		
	14.1.4.8 C	hannel mode register2 (TMRx_CM2)	196		
	14.1.4.9 C	hannel control register (TMRx_CCTRL)	197		
	14.1.4.10	Counter value (TMRx_CVAL)	198		
	14.1.4.11	Division value (TMRx_DIV)	198		
	14.1.4.12	Period register (TMRx_PR)	198		
	14.1.4.13	Channel 1 data register (TMRx_C1DT)	198		
	14.1.4.14	Channel 2 data register (TMRx_C2DT)	198		
	14.1.4.15	Channel 3 data register (TMRx_C3DT)	199		
	14.1.4.16	Channel 4 data register (TMRx_C4DT)	199		
	14.1.4.17	DMA control register (TMRx_DMACTRL)	199		
	14.1.4.18	DMA data register (TMRx_DMADT)	199		
14.2	General-purpos	se timer (TMR9 to TMR11)	200		
	14.2.1 TMRx intr	roduction	200		
	14 2 2 TMRx ma	in features			
	<u></u>		200		
		MR9 main features			
	14.2.2.1 T		200		
	14.2.2.1 TI 14.2.2.2 TI	MR9 main features	200		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun	MR9 main features MR10 and TMR11 main features	200 200 201		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C	MR9 main features MR10 and TMR11 main features ctional overview	200 200 201		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C	MR9 main features MR10 and TMR11 main features ctional overview ounting clock	200 200 201 201		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode	200 201 201 203		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function	200 201 201 203 204		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function MR output function	200201201203204206		
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D	MR9 main features MR10 and TMR11 main features ounting clock ounting mode MR input function MR output function MR synchronization			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function MR output function MR synchronization ebug mode			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg 14.2.4.1 C	MR9 main features MR10 and TMR11 main features ounting clock ounting mode MR input function MR output function MR synchronization ebug mode gisters			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg 14.2.4.1 C 14.2.4.2 S	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function MR output function MR synchronization ebug mode gisters ontrol register1 (TMR9_CTRL1)			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg 14.2.4.1 C 14.2.4.2 S 14.2.4.3 D	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function MR output function MR synchronization ebug mode gisters ontrol register1 (TMR9_CTRL1)			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg 14.2.4.1 C 14.2.4.2 SI 14.2.4.3 D 14.2.4.4 In	MR9 main features MR10 and TMR11 main features ctional overview ounting clock ounting mode MR input function MR output function MR synchronization ebug mode gisters ontrol register1 (TMR9_CTRL1) lave timer control register (TMR9_IDEN)			
	14.2.2.1 TI 14.2.2.2 TI 14.2.3 TMRx fun 14.2.3.1 C 14.2.3.2 C 14.2.3.3 TI 14.2.3.4 TI 14.2.3.5 TI 14.2.3.6 D 14.2.4 TMR9 reg 14.2.4.1 C 14.2.4.2 S 14.2.4.3 D 14.2.4.4 In 14.2.4.5 Sc	MR9 main features MR10 and TMR11 main features Outling olock Ounting mode MR input function MR output function MR synchronization ebug mode gisters Ontrol register1 (TMR9_CTRL1) lave timer control register (TMR9_STCTRL) MA/interrupt enable register (TMR9_IDEN) oterrupt status register (TMR9_ISTS)			



	14.2.4.7 Channel control register (TMR9_CCTRL)	215
	14.2.4.8 Counter value (TMR9_CVAL)	216
	14.2.4.9 Division value (TMR9_DIV)	216
	14.2.4.10 Period register (TMR9_PR)	216
	14.2.4.11 Channel 1 data register (TMR9_C1DT)	216
	14.2.4.12 Channel 2 data register (TMR9_C2DT)	217
	14.2.5 TMR10 and TMR11 registers	217
	14.2.5.1 Control register1 (TMRx_CTRL1)	217
	14.2.5.2 DMA/interrupt enable register (TMRx_IDEN)	218
	14.2.5.3 Interrupt status register (TMRx_ISTS)	218
	14.2.5.4 Software event register (TMRx_SWEVT)	218
	14.2.5.5 Channel mode register1 (TMRx_CM1)	220
	14.2.5.6 Channel control register (TMRx_CCTRL)	221
	14.2.5.7 Counter value (TMRx_CVAL)	222
	14.2.5.8 Division value (TMRx_DIV)	222
	14.2.5.9 Period register (TMRx_PR)	222
	14.2.5.10 Channel 1 data register (TMRx_C1DT)	222
14.3	Advanced-control timers (TMR1)	. 223
	14.3.1 TMR1 introduction	223
	14.3.2 TMR1 main features	223
	14.3.3 TMR1 functional overview	224
	14.3.3.1 Counting clock	224
	14.3.3.2 Counting mode	227
	14.3.3.3 TMR input function	232
	14.3.3.4 TMR output function	235
	14.3.3.5 TMR break function	239
	14.3.3.6 TMR synchronization	241
	14.3.3.7 Debug mode	242
	14.3.4 TMR1 registers	242
	14.3.4.1 TMR1 control register1 (TMR1_CTRL1)	242
	14.3.4.2 TMR1 control register2 (TMR1_CTRL2)	243
	14.3.4.3 TMR1 slave timer control register (TMR1_STCTRL)	244
	14.3.4.4 TMR1 DMA/interrupt enable register (TMR1_IDEN)	245
	14.3.4.5 TMR1 interrupt status register (TMR1_ISTS)	246
	14.3.4.6 TMR1 software event register (TMR1_SWEVT)	248
	14.3.4.7 TMR1 channel mode register1 (TMR1_CM1)	248
	14.3.4.8 TMR1 channel mode register2 (TMR1_CM2)	250
	14.3.4.9 TMR1 Channel control register (TMR1_CCTRL)	251

		14.3.4.10	TMR1 counter value (TMR1_CVAL)	253
		14.3.4.11	TMR1 division value (TMR1_DIV)	253
		14.3.4.12	TMR1 period register (TMR1_PR)	253
		14.3.4.13	TMR1 repetition period register (TMR1_RPR)	253
		14.3.4.14	TMR1 channel 1 data register (TMR1_C1DT)	253
		14.3.4.15	TMR1 channel 2 data register (TMR1_C2DT)	253
			TMR1 channel 3 data register (TMR1_C3DT)	
			TMR1 channel 4 data register (TMRx_C4DT)	
			TMR1 break register (TMR1_BRK)	
			TMR1 DMA control register (TMR1_DMACTRL)	
		14.3.4.20	TMR1 DMA data register (TMR1_DMADT)	255
15	Wind	ow watchdog t	imer (WWDT)	256
	15.1	WWDT introduct	tion	256
	15.2	WWDT main fea	tures	256
	15.3	WWDT functions	al overview	256
	15.4	Debug mode		257
	15.5	WWDT registers	·	257
		15.5.1 Control reg	gister (WWDT_CTRL)	257
			ion register (WWDT_CFG)	
		15.5.3 Status reg	ister (WWDT_STS)	258
16	Watc	hdog timer (WI	ЭТ)	259
	16.1	WDT introduction	n	259
	16.2	WDT main featu	res	259
	16.3	WDT functional	overview	259
	16.4	Debug mode		260
	16.5	WDT registers		260
		16.5.1 Command	register (WDT_CMD)	260
		16.5.2 Divider reg	gister (WDT_DIV)	260
		16.5.3 Reload reg	gister (WDT_RLD)	261
		_	ister (WDT_STS)	
17	Enha	nced real-time	clock (ERTC)	262
	17.1	ERTC introducti	on	262
	17.2	ERTC main feat	ures	262



17.3	ERTC function overview	263
	17.3.1 ERTC clock	263
	17.3.2 ERTC initialization	263
	17.3.3 Periodic automatic wakeup	265
	17.3.4 ERTC calibration	265
	17.3.5 Reference clock detection	266
	17.3.6 Time stamp	266
	17.3.7 Tamper detection	267
	17.3.8 Multiplexed function output	267
	17.3.9 ERTC wakeup	268
17.4	ERTC registers	268
	17.4.1 ERTC time register (ERTC_TIME)	269
	17.4.2 ERTC date register (ERTC_DATE)	269
	17.4.3 ERTC control register (ERTC_CTRL)	271
	17.4.4 ERTC initialization and status register (ERTC_STS)	272
	17.4.5 ERTC divider register (ERTC_DIV)	273
	17.4.6 ERTC wakeup timer register (ERTC_WAT)	273
	17.4.7 ERTC coarse calibration register (ERTC_CCAL)	274
	17.4.8 ERTC alarm clock A register (ERTC_ALA)	274
	17.4.9 ERTC alarm clock B register (ERTC_ALB)	275
	17.4.10 ERTC write protection register (ERTC_WP)	275
	17.4.11 ERTC subsecond register (ERTC_SBS)	275
	17.4.12 ERTC time adjustment register (ERTC_TADJ)	275
	17.4.13 ERTC time stamp time register (ERTC_TSTM)	276
	17.4.14 ERTC time stamp date register (ERTC_TSDT)	276
	17.4.15 ERTC time stamp subsecond register (ERTC_TSSBS)	276
	17.4.16 ERTC smooth calibration register (ERTC_SCAL)	276
	17.4.17 ERTC tamper configuration register (ERTC_TAMP)	277
	17.4.18 ERTC alarm clock A subsecond register (ERTC_ALASBS)	278
	17.4.19 ERTC alarm clock B subsecond register (ERTC_ALBSBS)	278
	17.4.20 ERTC battery powered domain data register (ERTC_BPRx)	278
Analo	og-to-digital converter (ADC)	279
18.1	ADC introduction	279
18.2	ADC main features	279

18



18.3	ADC structure	. 279
18.4	ADC functional overview	. 280
	18.4.1 Channel management	280
	18.4.1.1 Internal temperature sensor	281
	18.4.1.2 Internal reference voltage	281
	18.4.2 ADC operation process	281
	18.4.2.1 Power-on and calibration	281
	18.4.2.2 Trigger	282
	18.4.2.3 Sampling and conversion sequence	283
	18.4.3 Conversion sequence management	283
	18.4.3.1 Sequence mode	283
	18.4.3.2 Automatic preempted group conversion mode	284
	18.4.3.3 Repetition mode	
	18.4.3.4 Partition mode	284
	18.4.4 Data management	285
	18.4.4.1 Data alignment	
	18.4.4.2 Data read	
	18.4.5 Voltage monitoring	286
	18.4.6 Status flag and interrupts	
18.5	ADC registers	. 286
	18.5.1 ADC status register (ADC_STS)	287
	18.5.2 ADC control register1 (ADC_CTRL1)	287
	18.5.3 ADC control register2 (ADC_CTRL2)	288
	18.5.4 ADC sampling time register 1 (ADC_SPT1)	290
	18.5.5 ADC sampling time register 2 (ADC_SPT2)	291
	18.5.6 ADC preempted channel data offset register x	
	(ADC_ PCDTOx) (x=14)	292
	18.5.7 ADC voltage monitor high threshold register (ADC_VWHB)	292
	18.5.8 ADC voltage monitor low threshold register (ADC_ VWLB)	292
	18.5.9 ADC ordinary sequence register 1 (ADC_ OSQ1)	292
	18.5.10 ADC ordinary sequence register 2 (ADC_ OSQ2)	293
	18.5.11 ADC ordinary sequence register 3 (ADC_ OSQ3)	
	18.5.12 ADC preempted sequence register (ADC_ PSQ)	
	18.5.13 ADC preempted data register x (ADC_ PDTx) (x=14)	
	18.5.14 ADC ordinary data register (ADC_ ODT)	
	reserve the standard data register (100_ 001)	



9	Conti	roller area network (CAN)295
	19.1	CAN introduction
	19.2	CAN main features
	19.3	Baud rate
	19.4	Interrupt management
	19.5	Design tips
	19.6	Functional overview
		19.6.1 General description299
		19.6.2 Operating modes
		19.6.3 Test modes
		19.6.4 Message filtering301
		19.6.5 Message transmission
		19.6.6 Message reception304
		19.6.7 Error management305
	19.7	CAN registers
		19.7.1 CAN control and status registers307
		19.7.1.1 CAN master control register (CAN_MCTRL)
		19.7.1.2 CAN master status register (CAN_MSTS)
		19.7.1.3 CAN transmit status register (CAN_TSTS)
		19.7.1.4 CAN receive FIFO 0 register (CAN_RF0)
		19.7.1.5 CAN receive FIFO 1 register (CAN_RF1)
		19.7.1.6 CAN interrupt enable register (CAN_INTEN)
		19.7.1.7 CAN error status register (CAN_ESTS)
		19.7.1.8 CAN bit timing register (CAN_BTMG)
		19.7.2 CAN mailbox registers315
		19.7.2.1 Transmit mailbox identifier register (CAN_TMIx) (x=02) 316
		19.7.2.2 Transmit mailbox data length and time stamp register
		(CAN_TMCx) (x=02)
		19.7.2.3 Transmit mailbox data low register (CAN_TMDTLx) (x=02) 316
		19.7.2.4 Transmit mailbox data high register (CAN_TMDTHx) (x=02) 317
		19.7.2.5 Receive FIFO mailbox identifier register (CAN_RFIx) (x=01) 317
		19.7.2.6 Receive FIFO mailbox data length and time stamp register
		(CAN_RFCx) (x=01)
		19.7.2.7 Receive FIFO mailbox data low register (CAN_RFDTLx) (x=01)317
		19.7.2.8 Receive FIFO mailbox data high register (CAN_RFDTHx) (x=01)318
		19.7.3 CAN filter registers318



		19.7.3.1 C	AN filter control register (CAN_FCTRL)	318
		19.7.3.2 C	AN filter mode configuration register (CAN_FMCFG)	318
		19.7.3.3 C	AN filter bit width configuration register (CAN_ FBWCFG)	318
		19.7.3.4 C	AN filter FIFO association register (CAN_ FRF)	318
		19.7.3.5 C	AN filter activation control register (CAN_ FACFG)	319
		19.7.3.6 C	AN filter bank i filter bit register (CAN_ FiFBx) (i=013; x=1.	.2)319
20	Unive	rsal serial bu	s full-seed device interface (OTGFS)	320
	20.1	USBFS structu	·e	. 320
	20.2	OTGFS functio	nal description	. 320
	20.3	OTGFS clock a	nd pin configuration	. 321
		20.3.1 OTGFS cl	ock configuration	321
		20.3.2 OTGFS p	n configuration	321
	20.4	OTGFS interrup	ots	. 321
	20.5	OTGFS functio	nal description	. 322
		20.5.1 OTGFS in	itialization	322
		20.5.2 OTGFS F	IFO configuration	323
		20.5.2.1 D	evice mode	323
		20.5.2.2 H	ost mode	324
		20.5.2.3 R	efresh controller transmit FIFO	325
		20.5.3 OTGFS h	ost mode	325
		20.5.3.1 H	ost initialization	325
		20.5.3.2 O	TGFS channel initialization	326
		20.5.3.3 H	alting a channel	326
		20.5.3.4 Q	ueue depth	326
		20.5.3.5 S	pecial cases	328
		20.5.3.6 H	ost HFIR feature	328
		20.5.3.7 In	itialize bulk and control IN transfers	329
		20.5.3.8 In	itialize bulk and control OUT/SETUP transfers	331
		20.5.3.9 In	itialize interrupt IN transfers	333
		20.5.3.10	Initialize interrupt OUT transfers	335
		20.5.3.11	Initialize synchronous IN transfers	337
		20.5.3.12	Initialize synchronous OUT transfers	338
		20.5.4 OTGFS d	evice mode	340
		20.5.4.1 D	evice initialization	340
		20.5.4.2 E	ndpoint initialization on USB reset	340
		20.5.4.3 E	ndpoint initialization on enumeration completion	341



	20.5.4.4 E	ndpoint initialization on SetAddress command	341
	20.5.4.5 E	ndpoint initialization on SetConfiguration/SetInterface comm	and341
	20.5.4.6 E	ndpoint activation	341
	20.5.4.7 U	SB endpoint deactivation	342
	20.5.4.8 C	ontrol write transfers (SETUP/Data OUT/Status IN)	342
	20.5.4.9 C	ontrol read transfers (SETUP/Data IN/Status OUT)	342
	20.5.4.10	Control transfers (SETUP/Status IN)	343
	20.5.4.11	Read FIFO packets	343
	20.5.4.12	OUT data transfers	344
	20.5.4.13	IN data transfers	346
	20.5.4.14	Non-periodic (bulk and control) IN data transfers	347
	20.5.4.15	Non-synchronous OUT data transfers	348
	20.5.4.16	Synchronous OUT data transfers	350
	20.5.4.17	Enable synchronous endpoints	352
	20.5.4.18	Incomplete synchronous OUT data transfers	353
	20.5.4.19	Incomplete synchronous IN data transfers	354
	20.5.4.20	Periodic IN (interrupt and synchronous) data transfers	355
20.6	OTGFS control	and status registers	. 356
	20.6.1 CSR regis	ster map	356
	20.6.2 OTGFS re	egister address map	358
	20.6.3 OTGFS g	lobal registers	360
	20.6.3.1 O	TGFS status and control register (OTGFS_GOTGCTL)	360
	20.6.3.2 O	TGFS interrupt status control register (OTGFS_GOTGINT)	361
	20.6.3.3 O	TGFS AHB configuration register (OTGFS_GAHBCFG)	361
	20.6.3.4 O	TGFS USB configuration register (OTGFS_GUSBCFG)	362
	20.6.3.5 O	TGFS reset register (OTGFS_GRSTCTL)	363
	20.6.3.6 O	TGFS interrupt register (OTGFS_GINTSTS)	365
	20.6.3.7 O	TGFS interrupt mask register (OTGFS_GINTMSK)	368
	20.6.3.8 O	TGFS receive status debug read/OTG status read and POP i	egisters
	(OTGFS_C	GRXSTSR / OTGFS_GRXSTSP)	369
	20.6.3.9 O	TGFS receive FIFO size register (OTGFS_GRXFSIZ)	370
	20.6.3.10	OTGFS non-periodic Tx FIFO size (OTGFS_GNPTXFSIZ)/E	ndpoint 0
	Tx FIFO si	ze registers (OTGFS_DIEPTXF0)	371
	20.6.3.11		
		GNPTXSTS)	371
		OTGFS general controller configuration register	0.70
		GCCFG)	
	20.6.3.13	OTGFS controller ID register (OTGFS_GUID)	372



	20.6.3.14	OTGFS host periodic Tx FIFO size register (OTGFS_HPTXI	FSIZ)372
	20.6.3.15	OTGFS device IN endpoint Tx FIFO size register	
	(OTGFS_DI	EPTXFn) (x=13, where n is the FIFO number)	373
20.6.4	Host-mode	registers	373
	20.6.4.1 OT	GFS host mode configuration register (OTGFS_HCFG)	373
	20.6.4.2 OT	GFS host frame interval register (OTGFS_HFIR)	374
	20.6.4.3 OT	GFS host frame number/frame time remaining register	
	(OTGFS_HF	FNUM)	374
	20.6.4.4 OT	GFS host periodic Tx FIFO/request queue register	
	(OTGFS_HP	PTXSTS)	374
	20.6.4.5 OT	GFS host all channels interrupt register (OTGFS_HAINT)	375
	20.6.4.6 OT	GFS host all channels interrupt mask register	
	(OTGFS_HA	AINTMSK)	375
	20.6.4.7 OT	GFS host port control and status register (OTGFS_HPRT).	375
		GFS host channelx characteristics register (OTGFS_HCCH	, ,
	08, where	x= channel number)	377
		GFS host channelx interrupt register (OTGFS_HCINTx) (x =	
		nannel number)	
		OTGFS host channelx interrupt mask register (OTGFS_HCI	•
		here x= channel number)	
		OTGFS host channelx transfer size register (OTGFS_HCTS	, ,
		x= channel number)	
		de registers	
		GFS device configure register (OTGFS_DCFG)	
	20.6.5.2 OT	GFS device control register (OTGFS_DCTL)	380
		GFS device status register (OTGFS_DSTS)	
		GFS device OTGFSIN endpoint common interrupt mask reg	
		EPMSK)	382
		GFS device OUT endpoint common interrupt mask register DEPMSK)	383
	20.6.5.6 OT	GFS device all endpoints interrupt mask register	
	(OTGFS_DA	AINT)	383
	20.6.5.7 OT	GFS all endpoints interrupt mask register (OTGFS_DAINTM	1SK)383
		GFS device IN endpoint FIFO empty interrupt mask registe	
	(OTGFS_DI	EPEMPMSK)	384
		GFS device control IN endpoint 0 control register	
		EPCTL0)	
		OTGFS device IN endpoint-x control register (OTGFS_DIEF	•
	•	where x is endpoing number)	385
	20.6.5.11	OTGFS device control OUT endpoint 0 control register	



	(OTGFS_DOEPCTL0)
	20.6.5.12 OTGFS device control OUT endpoint-x control register
	(OTGFS_DOEPCTLx) (x=13, where x if endpoint number)
	20.6.5.13 OTGFS device IN endpoint-x interrupt register (OTGFS_DIEPINTx)
	(x=03, where x if endpoint number)
	20.6.5.14 OTGFS device OUT endpoint-x interrupt register
	(OTGFS_DOEPINTx) (x=03, where x if endpoint number)
	20.6.5.15 OTGFS device IN endpoint 0 transfer size register (OTGFS_DIEPTSIZ0)
	20.6.5.16 OTGFS device OUT endpoint 0 transfer size register
	(OTGFS_DOEPTSIZ0)392
	20.6.5.17 OTGFS device IN endpoint-x transfer size register
	(OTGFS_DIEPTSIZx) (x=13, where x is endpoint number)
	20.6.5.18 OTGFS device IN endpoint transmit FIFO status register
	(OTGFS_DTXFSTSx) (x=13, where x is endpoint number)
	20.6.5.19 OTGFS device OUT endpoint-x transfer size register (OTGFS_DOEPTSIZx) (x=13, where x is endpoint number)
	20.6.6 Power and clock control registers
	20.6.6.1 OTGFS power and clock gating control register
	(OTGFS_PCGCCTL)
21 Com	parator (COMP)
21.′	COMP introduction
21.2	2 Main features
21.3	396 Interrupt management
21.4	1 Design tips
21.5	5 Functional overview
	21.5.1 Analog comparator396
21.6	S CMP registers397
	21.6.1 Comparator control and status register 1 (COMP_CTRLSTS1)397
	21.6.2 Comparator Control/Status Register 2 (COMP_CTRLSTS2)
22 Deb	ug (DEBUG) 400
22.1	Debug introduction400
22.2	P Debug and Trace 400
	3 I/O pin control
22.4	DEGUB registers 401



23	Revision history 403
	22.4.2 DEBUG control register (DEBUG_CTRL)401
	22.4.1 DEBUG device ID (DEBUG_IDCODE)401



List of figures

Figure 1-1 AT32WB415 Series microcontrollers system architecture	29
Figure 1-2 Internal block diagram of Cortex®-M4	30
Figure 1-3 Comparison between bit-band region and its alias region: image A	30
Figure 1-4 Comparison between bit-band region and its alias region: image B	31
Figure 1-5 Reset process	
Figure 1-6 Example of MSP and PC initialization	36
Figure 2-1AT32WB415 address mapping	
Figure 3-1 Block diagram of each power supply	42
Figure 3-2 Power-on reset/Low voltage reset waveform	43
Figure 3-3 PVM threshold and output	43
Figure 4-1 AT32WB415 clock tree	48
Figure 4-2 System reset circuit	51
Figure 5-1 Flash memory sector erase process	66
Figure 5-2 Flash memory mass erase process	67
Figure 5-3 Flash memory programming process	68
Figure 5-4 System data area erase process	70
Figure 5-5 System data area programming process	71
Figure 6-1 GPIO basic structure	83
Figure 7-1 Basic structure of IOMUX basic structure	87
Figure 8-1 External interrupt/Event controller block diagram	100
Figure 9-1 DMA block diagram	103
Figure 9-2 Re-arbitrae after request/acknowledge	104
Figure 9-3 PWIDTH: byte, MWIDTH: half-word	
Figure 9-4 PWIDTH: half-word, MWIDTH: word	105
Figure 9-5 PWIDTH: word, MWIDTH: byte	105
Figure 10-1 CRC calculation unit block diagram	115
Figure 10-2 Diagram of byte reverse	116
Figure 11-1 I ² C bus protocol	118
Figure 11-2 I2C function block diagram	119
Figure 11-3 Transfer sequence of slave transmitter	121
Figure 11-4 Transfer sequence of slave receiver	122
Figure 11-5 Transfer sequence of master transmitter	123
Figure 11-6 Transfer sequence of master receiver	124
Figure 11-7 Transfer sequence of master receiver when N>2	125
Figure 11-8 Transfer sequence of master receiver when N=2	126
Figure 11-9 Transfer sequence of master receiver when N=1	127
Figure 12-1 USART block diagram	139
Figure 12-2 BFF and FERR detection in LIN mode	141
Figure 12-3 Smartcard frame format	142
Figure 12-4 IrDA DATA(3/16) – normal mode	143
Figure 12-5 Hardware flow control	143
Figure 12-6 Mute mode using idle ine or address mark detection	143
Figure 12-7 8-bit format USART synchronization mode	144



Figure 12-8 Word length	145
Figure 12-9 Stop bit configuration	145
Figure 12-10 TDC/TDBE behavior when transmitting	149
Figure 12-11 Data sampling for noise detection	152
Figure 12-12 USART interrupt map diagram	152
Figure 13-1 SPI block diagram	160
Figure 13-2 SPI two-wire unidirectional full-duplex connection	161
Figure 13-3 Single-wire unidirectional receive only in SPI master mode	161
Figure 13-4 Single-wire unidirectional receive only in SPI slave mode	162
Figure 13-5 Single-wire bidirectional half-duplex mode	162
Figure 13-6 Master full-duplex communications	166
Figure 13-7 Slave full-duplex communications	167
Figure 13-8 Master half-duplex transmit	167
Figure 13-9 Slave half-duplex receive	167
Figure 13-10 Slave half-duplex transmit	168
Figure 13-11 Master half-duplex receive	168
Figure 13-12 SPI interrupts	168
Figure 14-1 General-purpose timer block diagram	
Figure 14-2 Counting clock	174
Figure 14-3 Control circuit with CK_INT, TMRx_DIV=0x0 and TMRx_PR=0x16	175
Figure 14-4 Block diagram of external clock mode A	176
Figure 14-5 Counting in external clock mode A, PR=0x32, DIV=0x0	176
Figure 14-6 Block diagram of external clock mode B	
Figure 14-7 Counting in external clock mode B, PR=0x32 and DIV=0x0	
Figure 14-8 Counter timing with prescaler value changing from 1 to 4	
Figure 14-9 Basic structure of a counter	
Figure 14-10 Overflow event when PRBEN=0	
Figure 14-11 Overflow event when PRBEN=1	
Figure 14-12 Counter timing diagram with internal clock divided by 4	178
Figure 14-13Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32	
Figure 14-14 Encoder mode structure	
Figure 14-15 Example of counter behavior in encoder interface mode (encoder mode C)	
Figure 14-16 Input/output channel 1 main circuit	
Figure 14-17 Channel 1 input stage	
Figure 14-18 PWM input mode configuration example	
Figure 14-19 PWM input mode	
Figure 14-20 Capture/compare channel output stage (channel 1 to 4)	
Figure 14-21 C1ORAW toggles when counter value matches the C1DT value	
Figure 14-22 Upcounting mode and PWM mode A	
Figure 14-23 Up/down counting mode and PWM mode A	
Figure 14-24 One-pulse mode	
Figure 14-25 Clearing CxORAW(PWM mode A) by EXT input	
Figure 14-26 Example of reset mode	
Figure 14-27 Example of suspend mode	
Figure 14-28 Example of trigger mode	187



Figure 14-29 Master/slave timer connection	187
Figure 14-30 Using master timer to start slave timer	188
Figure 14-31Starting master and slave timers synchronously by an external trigger	188
Figure 14-32 Block diagram of general-purpose TMR9	200
Figure 14-33 Block diagram of general-purpose TMR10/11	201
Figure 14-34 Counting clock	201
Figure 14-35 Control circuit with CK_INT, TMRx_DIV=0x and TMRx_PR=0x16	201
Figure 14-36 Block diagram of external clock mode A	202
Figure 14-37 Counting in external clock mode A, PR=0x32 and DIV=0x0	202
Figure 14-38 Counter timing with prescaler value changing from 1 to 4	203
Figure 14-39 Basic structure of a counter	204
Figure 14-40 Overflow event when PRBEN=0	204
Figure 14-41 Overflow event when PRBEN=1	204
Figure 14-42 Input/output channel 1 main circuit	205
Figure 14-43 Channel 1 input stage	205
Figure 14-44 PWM input mode configuration example	206
Figure 14-45 PWM input mode	206
Figure 14-46 Capture/compare channel output stage	206
Figure 14-47 C1ORAW toggles when counter value matches the C1DT value	208
Figure 14-48 Upcounting mode and PWM mode A	208
Figure 14-49 One-pulse mode	208
Figure 14-50 Example of reset mode	209
Figure 14-51 Example of suspend mode	209
Figure 14-52 Example of trigger mode	209
Figure 14-52 Block diagram of advanced-control timer	223
Figure 14-54 Counting clock	224
Figure 14-55 Control circuit with CK_INT, TMRx_DIV=0x0 and TMRx_PR=0x16	224
Figure 14-56 Block diagram of external clock mode A	225
Figure 14-57Counting in external clock mode A, PR=0x32 and DIV=0x0	225
Figure 14-58Block diagram of external clock mode B	225
Figure 14-59Counting in external clock mode B, PR=0x32 and DIV=0x0	226
Figure 14-60 Counter timing with prescaler value changing from 1 to 4	226
Figure 14-61 Basic structure of a counter	227
Figure 14-62 Overflow event when PRBEN=0	227
Figure 14-63 Overflow event when PRBEN=1	227
Figure 14-64 Counter timing diagram with internal clock divided by 4	
Figure 14-65 Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32	228
Figure 14-66 OVFIF behavior in upcounting mode and up/down counting mode	230
Figure 14-67 Encoder mode structure	231
Figure 14-68 Example of encoder interface mode C	
Figure 14-69 Input/output channel 1 main circuit	233
Figure 14-70 Channel 1 input stage	233
Figure 14-71 PWM input mode configuration example	
Figure 14-72 PWM input mode	
Figure 14-73 Channel output stage (channel 1 to 3)	235



Figure 14-74 Channel 4 output stage	235
Figure 14-75 C1ORAW toggles when counter value matches the C1DT value	236
Figure 14-76 Upcounting mode and PWM mode A	237
Figure 14-77 Up/down counting mode and PWM mode	237
Figure 14-78 One-pulse mode	238
Figure 14-79 Clearing CxORAW(PWM mode A) by EXT input	238
Figure 14-80 Complementary output with dead-time insertion	239
Figure 14-81 TMR output control	240
Figure 14-82 Example of TMR break function	240
Figure 14-83 Example of reset mode	241
Figure 14-84 Example of suspend mode	241
Figure 14-85 Example of trigger mode	241
Figure 15-1 Window watchdog block diagram	256
Figure 15-2 Window watchdog timing diagram	257
Figure 16-1 WDT block diagram	259
Figure 17-1 ERTC block diagram	262
Figure 18-1 ADC1 block diagram	280
Figure 18-2 ADC basic operation process	281
Figure 18-3 ADC power-on and calibration	282
Figure 18-4 Sequence mode	283
Figure 18-5 Preempted group auto conversion mode	
Figure 18-6 Repetition mode	284
Figure 18-7 Partition mode	285
Figure 18-8 Data alignment	285
Figure 19-1 Bit timing	295
Figure 19-2 Frame type	297
Figure 19-3 Transmit interrupt generation	298
Figure 19-4 Receive interrupt 0 generation	
Figure 19-5 Receive interrupt 1 generation	
Figure 19-6 Status error interrupt generation	
Figure 19-7 CAN block diagram	
Figure 19-8 32-bit identifier mask mode	
Figure 19-9 32-bit identifier list mode	
Figure 19-10 16-bit identifier mask mode	
Figure 19-11 16-bit identifier list mode	
Figure 19-12 Transmit mailbox status	
Figure 19-13 Receive FIFO status	
Figure 19-14 Transmit and receive mailboxes	
Figure 20-1 Block diagram of OTGFS structure	
Figure 20-2 OTGFS interrupt hierarchy	
Figure 20-3 Writing the transmit FIFO	
Figure 20-4 Reading the receive FIFO	
Figure 20-5 HFIR behavior when HFIRRLDCTRL=0x0	
Figure 20-6 HFIR behavior when HFIRRLDCTRL=0x1	
Figure 20-7 Example of common Bulk/Control OUT/SETUP and Bulk/Control IN transfer	332



Figure 20-8 shows an example of common interrupt OUT/IN transfers	336
Figure 20-9 Example of common synchronous OUT/IN transfers	339
Figure 20-10 Read receive FIFO	344
Figure 20-11 SETUP data packet flowchart	346
Figure 20-12 BULK OUT transfer block diagram	350
Figure 20-13 CSR memory map	356
Figure 21-1 Block Diagram of Comparator 1 and Comparator 2	395



List of tables

Table 1-1 Bit-band address mapping in SRAM	31
Table 1-2 Bit-band address mapping in the peripheral area	32
Table 1-3 AT32WB415 series vector table	32
Table 1-4 List of abbreviations for registers	37
Table 1-5 List of abbreviations for registers	37
Table 2-1 Flash memory organization (256 KB)	39
Table 2-2 Peripheral boundary address	39
Table 3-1 PW register map and reset values	46
Table 4-1 CRM register map and reset values	52
Table 5-1 Flash memory architecture(256 K)	64
Table 5-2 User system data area	
Table 5-3 Flash memory access limit	72
Table 5-4 Flash memory interface—Register map and reset value	75
Table 6-1 GPIO register map and reset values	84
Table 7-1 IOMUX input configuration	
Table 8-1 External interrupt/Event controller register map and reset value	101
Table 9-1 DMA error event	106
Table 9-2 DMA interrupt requests	
Table 9-3 DMA1 requests for each channel	
Table 9-4 DMA2 requests for each channel	106
Table 9-5 DMA flexible request sources	
Table 9-6 DMA register map and reset value	108
Table 10-1 CRC register map and reset value	116
Table 11-1 I ² C register map and reset values	
Table 12-2 Data sampling over start bit and noise detection	151
Table 12-3 Data sampling over valid data and noise detection	151
Table 12-4 USART interrupt request	152
Table 12-5 USART register map and reset value	154
Table 13-2 SPI register map and reset value	169
Table 14-1 TMR functional comparison	173
Table 14-2 TMRx internal trigger connection	177
Table 14-3 Couting direction versus encoder signals	
Table 14-4 TMRx register map and reset value	188
Table 14-5 Standard CxOUT channel output control bit	197
Table 14-6 TMRx internal trigger connection	203
Table 14-7 TMR9 register map and reset value	210
Table 14-8 Standard CxOUT channel output control bit	216
Table 14-9 TMR10 and TMR11 register map and reset value	217
Table 14-10 Standard CxOUT channel output control bit	222
Table 14-11 TMRx internal trigger connection	226
Table 14-12 Couting direction versus encoder signals	232
Table 14-13 TMR1 register map and reset value	242
Table 14-14 Complementary output channel CxOUT and CxCOUT control bits with break function	252




Table 15-1	Minimum and maximum timeout value when PCLK1=72 MHz	257
Table 15-2	WWDT register map and reset value	257
Table 16-1	WDT timeout period (LICK=40kHz)	260
Table 16-2	WDT register and reset value	260
Table 17-1	ERTC register map and reset values	263
Table 17-2	ERTC low-power mode wakeup	268
Table 17-3	Interrupt control bits	268
Table 17-4	ERTC register map and reset values	268
Table 18-1	Trigger sources for ADC	282
Table 18-2	ADC register map and reset values	286
Table 19-1	CAN register map and reset values	305
Table 20-1	OTGFS input/output pins	321
Table 20-2	OTGFS transmit FIFO SRAM allocation	323
Table 20-3	OTGFS internal register storage space allocation	324
Table 20-4	OTGFS register map and reset values	358
Table 20-5	Minimum duration for software disconnect	381
Table 21-1	CMP register map and reset values	397
Table 22-1	Trace function enable	400
Table 22-2	Trace function mode	401
Table 22-3	DERLIG register address and reset value	4 01



1 System architecture

AT32WB415 series microcontrollers incorporates a 32-bit ARM® Cortex®-M4 processor core, multiple 16-bit and 32-bit timers, DMA controller, ERTC, communication interfaces such as SPI, I2C, USART/UART, CAN bus controller, USB2.0 full-speed interface, 12-bit ADC, programmable voltage monitor (PVM) and other peripherals. Cortex®-M4 processer supports enhanced high-performance DSP instruction set, including extended single-cycle 16-bit/32-bit multiply accumulater (MAC), dual 16-bit MAC instructions, optimized 8-bit/16-bit SIMD operation and saturation operation instructions, as shown in Figure 1-1:








1.1 System overview

1.1.1 ARM Cortex®-M4 processor

Cortex®-M4 processor is a low-power consumption processor featuring low gate count, low interrupt latency, and low-cost debug. It supports DSP instruction set and FPU, and is applicable to deeply-embedded applications that require quicker response to interruption. Cortex®-M4 processor is based on ARMv7-M architecture, supporting both Thumb instruction set and DSP instruction set.

Figure 1-2 shows the internal block diagram of Cortex®-M4 processor. Please refer to ARM Cortex® -M4 Technical Reference Manual for more information.


Figure 1-2 Internal block diagram of Cortex®-M4




1.1.2 Bit band

With the help of bit-band, read and write access to a single bit can be performed using common load/store operations. The Cortex®-M4 memory includes two bit-band regions: the least significant 1M bytes of SRAM and the least significant 1Mbytes of peripherals. In addition to access to bit-band addresses, their respective bit-band alias region can be used to access to any bit in these two bit-band regions. The bit-band alias region transforms each bit into a 32-bit word. Thus, accessing to an address in an alias region has the same effect as read-modify-write operation on the targeted bit in a bit-band region.

Figure 1-3 Comparison between bit-band region and its alias region: image A







Bit-band region: address region for bit-band operations

Bit-band alias region: access to the alias region has the same effect as read-modify-write operation on the bit-band region

Each bit in a bit-band region is mapped into a word (LSB) in an alias region. When accessing to the address in a bit-band alias region, such address is transformed into a bit-band address first. For a read operation, read one word in the bit-band region, and then move the targeted bit to the right to LSB before returning LSB. For a write operation, first move the targeted bit to the left to the corresponding bit number, then perform a read-modify-write operation on bit level.

The address ranges of two memories supporting bit-band operations:

Least significant 1 Mbyte in SRAM: 0x2000 0000~0x200F FFFF

Least significant 1 Mbyte in peripherals: 0x4000 0000~0x400F FFFF

For a bit in the SRAM bit-band region, if the byte address is A, the bit number is n (0<=n<=7), then the alias address where the bit is :

AliasAddr = 0x2200 0000+ (A-0x2000 0000)*32+n*4

For a bit in the peripheral bit-band region, if the byte address is A, the bit number is n (0<=n<=7), then the alias address where the bit is:

AliasAddr = $0x4200_0000+ (A-0x4000_0000)*32+n*4$

Table 1-1 shows the mapping between bit-band region and alias region in SRAM:

Table 1-1 Bit-band address mapping in SRAM

Bit-band region	Equivalent alias address
0x2000_0000.0	0x2200_0000.0
0x2000_0000.1	0x2200_0004.0
0x2000_0000.2	0x2200_0008.0
0x2000_0000.31	0x2200_007C.0
0x2000_0004.0	0x2200_0080.0



0x2000_0004.1	0x2200_0084.0
0x2000_0004.2	0x2200_0088.0
0x200F_FFFC.31	0x23FF_FFFC.0

Table 1-2 shows the mapping between bit-band region and alias region in the peripheral area:

Table 1-2 Bit-band address mapping in the peripheral area

Bit-band region	Equivalent alias address
0x4000_0000.0	0x4200_0000.0
0x4000_0000.1	0x4200_0004.0
0x4000_0000.2	0x4200_0008.0
0x4000_0000.31	0x4200_007C.0
0x4000_0004.0	0x4200_0080.0
0x4000_0004.1	0x4200_0084.0
0x4000_0004.2	0x4200_0088.0
0x400F_FFFC.31	0x43FF_FFFC.0

In addition, bit-band operations can also simplify jump process. When jump operation is based on a bit level, the previous steps are:

- Read the whole register
- Mask the undesired bits
- Compare and jump

For now, you just need do:

- Read the bit status from the bit-band alias region
- Compare and jump

Apart from making code more concise, its important function is also reflected in multi-task environment. When it comes to multiple taks, it turns the read-modify-write operations into a hardware-supported atomic operation to avoid the scenario where the read-modify-write operation is disrupted, resulting in disorder.

1.1.3 Interrupt and exception vectors

Table 1-3 AT32WB415 series vector table

Pos.	Priority	Priority Type	Name	Description	Address
	-	-	-	Reserved	0x0000_0000
	-3	Fixed	Reset	Reset	0x0000_0004
	-2	Fixed	NMI	Non maskable interrupt CRM clock fail detector (CFD) is linked to NMI vector	0x0000_0008
	-1	Fixed	HardFault	All class of fault	0x0000_000C
	0	Configu rable	MemoryManage	Memory management	0x0000_0010
	1	Configu rable	BusFault	Pre-fetch fault, memory access fault	0x0000_0014
	2	Configu rable	UsageFault	Undefined instruction or illegal state	0x0000_0018
	-	-	-	Reserved	0x0000_001C~ 0x0000_002B



	3	Configu	SVCall	System convice call via SWI instruction	0,0000 0030
		rable Configu		System service call via SWI instruction	0x0000_002C
	4	rable -	Debug Monitor	Debug monitor Reserved	0x0000_0030 0x0000_0034
	5	Configu rable	PendSV	Pendable request for system service	0x0000_0038
	6	Configu	SysTick	System tick timer	0x0000_003C
0	7	rable Configu	WWDT	Window watchdog timer	0x0000_0040
1	8	rable Configu	PVM	PVM from EXINT16 interrupt	0x0000_0044
2	9	rable Configu	TAMPER	Tamper interrupt from EXINT21	0x0000 0048
3	10	rable Configu	ERTC	ERTC global interrupt from EXINT22	
		rable Configu			0x0000_0050
4	11	rable Configu	FLASH	Flash global interrupt Clock and Reset manage (CRM)	0x0000_004C
5	12	rable Configu	CRM	interrupt	0x0000_0054
6	13	rable	EXINT0	EXINT line0 interrupt	0x0000_0058
7	14	Configu rable	EXINT1	EXINT line1 interrupt	0x0000_005C
8	15	Configu rable	EXINT2	EXINT line2 interrupt	0x0000_0060
9	16	Configu rable	EXINT3	EXINT line3 interrupt	0x0000_0064
10	17	Configu rable	EXINT4	EXINT line4 interrupt	0x0000_0068
11	18	Configu rable	DMA channel 1	DMA channel 1 global interrrupt	0x0000_006C
12	19	Configu rable	DMA channel 2	DMA channel 2 global interrrupt	0x0000_0070
13	20	Configu rable	DMA channel 3	DMA channel 3 global interrrupt	0x0000_0074
14	21	Configu rable	DMA channel 4	DMA channel 4 global interrrupt	0x0000_0078
15	22	Configu rable	DMA channel 5	DMA channel 5 global interrrupt	0x0000_007C
16	23	Configu rable	DMA channel 6	DMA channel 6 global interrrupt	0x0000_0080
17	24	Configu rable	DMA channel 7	DMA channel 7 global interrrupt	0x0000_0084
18	25	Configu rable	ADC1	ADC1 gloabal interrupt	0x0000_0088
19	26	Configu rable	CAN1_TX	CAN1 transmit interrupt	0x0000_008C
20	27	Configu rable	CAN1_RX0	CAN1 receive0 interrupt	0x0000_0090
21	28	onfigur able	CAN1_RX1	CAN1 receive1 interrupt	0x0000_0094
22	29	onfigur able	CAN1_SE	CAN1 status error interrupt	0x0000_0098
23	30	onfigur able	EXINT9_5	EXINT line[9:5] interrupt	0x0000_009C
24	31	Configu rable	TMR1_BRK_TMR9	TMR1 break interrupt and TMR9 global interrupt	0x0000_00A0
25	32	Configu rable	TMR1_OVF_TMR10	TMR1 overflow interrupt and TMR10 global interrupt	0x0000_00A4
26	33	Configu rable	TMR1_TRG_HALL1	TMR1 trigger and HALL interrupt	0x0000_00A8
27	34	Configu rable	TMR1_CH	TMR1 channel interrupt	0x0000_00AC
28	35	Configu rable	TMR2	TMR2 global interrupt	0x0000_00B0
29	36	TUDIO		Reserved	0x0000_00B4



30	37	Configu	TMR4	TMR4 global interrupt	0x0000_00B8
		rable	TIVILLE		
31	38	Configu	I2C1_EVT	I C1 event interrupt	0x0000_00BC
		rable		1 CT event interrupt	
32	39	Configu	I2C1_ETR	I ² C1 error interrupt	0x0000_00C0
		rable		<u>-</u>	
33	40			Reserved	0x0000_00C4
34	41			Reserved	0x0000_00C8
35	42	0		Reserved	0x0000_00CC
36	43	Configu rable	SPI2	SPI2 global interrupt	0x0000_00D0
		Configu			
37	44	rable	USART1	USART1 global interrupt	0x0000_00D4
		Configu			
38	45	rable	USART2	USART2 global interrupt	0x0000_00D8
		Configu			
39	46	rable	USART3	USART3 global interrupt	0x0000_00DC
	4-	Configu	EV/INIT45 40	EVINITATE AND A LINE A	2 2222 2252
40	47	rable	EXINT15_10	EXINT[15:10] global interruupt	0x0000_00E0
44	40	Configu	EDTC Alarma	EDTC alarma interment from EVINT	0,,0000 0054
41	48	rable	ERTCAlarm	ERTC alarm interrupt from EXINT	0x0000_00E4
42	49	Configu	OTGFS1	OTGFS1 wakeup interrupt	0x0000_00E8
		rable	010101	O1GI 31 wakeup iilleitupi	
43	50			Reserved	0x0000_00EC
44	51			Reserved	0x0000_00F0
45	52			Reserved	0x0000_00F4
46	53			Reserved	0x0000_00F8
47	54			Reserved	0x0000_00FC
48	55			Reserved	0x0000_0100
49	56			Reserved	0x0000_0104
50	57	Configu	TMR5	TMR5 global interrupt	0x0000_0108
		rable		<u> </u>	
51 52	58 59			Reserved	0x0000_010C 0x0000_0110
52	59	Configu		Reserved	0X0000_0110
53	60	Configu rable	UART5	UART5 global interrupt	0x0000_0114
54	61	Table		Reserved	0x0000 0118
55	62			Reserved	0x0000_011C
		Configu			
56	63	rable	DMA2 channel 1	DMA2 channel 1 global interrupt	0x0000_0120
		Configu			
57	64	rable	DMA2 channel 2	DMA2 channel 2 global interrupt	0x0000_0124
	0.5	Configu	DMA0 -l	DMAQ abases also sulab also tasses set	00000 0400
58	65	rable	DMA2 channel 3	DMA2 channel 3 global interrupt	0x0000_0128
	66	Configu	DMA2 shannel 4 F	DMA2 channel 4 and channe 5 global	0x0000 012C
59	66	rable	DMA2 channel 4_5	interrupt	-
60	67			Reserved	0x0000_0130
61	68			Reserved	0x0000_0134
62	69			Reserved	0x0000_0138
63	70			Reserved	0x0000_013C
64	71			Reserved	0x0000_0140
65	72			Reserved	0x0000_0144
66	73			Reserved	0x0000_0148
67	74	Configu	OTGFS	OTGFS interrupt	0x0000_014C
		rable		<u> </u>	
68	75 76			Reserved	0x0000_0150
69	76	0		Reserved CMD4 interrupt from EVINT10	0x0000_0154
70	77	Configu rable	CMP1	CMP1 interrupt from EXINT19	0x0000_0158
				CMP2 interrupt from EXINT20	
71	78	Configu rable	CMP2	GIVIPZ IIILEHUPLITOM EAINTZU	0x0000_015C
72	79	เฉมเซ		Reserved	0x0000 0160
73	80			Reserved	0x0000_0100
74	81			Reserved	0x0000_0104
		Configu		DMA2 channel 6 and channel 7	
75	82	rable	DMA2 channel 6_7	interrupt	0x0000_016C
		-			



1.1.4 System Tick (SysTick)

The System Tick is a 24-bit downcounter. It will be reloaded with the initial value automatically when it is decremented to zero. It can generate periodic interrupts, so it is often used as multi-task scheduling counter for embedded operating system, and also to call the periodic tasks for non-embedded system.


The System Tick calibration value is fixed to 9000, which gives a reference time base of 1 ms when the System Tick clock is set to 9 MHz.

1.1.5 **Reset**

The processor reads the first two words from the CODE memory after a system reset and before program execution.

- Get the initial value of the main stack pointer (MSP) from address 0x0000_0000
- Get the initial value of the program counter (PC) from address 0x0000_0004. This value is a reset vector and LSB must be 1. Then take the instructions from the address corresponding to this value.


Figure 1-5 Reset process



Cortex®-M4 uses a full stack that increases downward, so the initial value of the main stack pointer (MSP) must be the end address of the stack memory plus 1. For example, if the stack area is set between 0x2000 7C00 and 0x2000 7FFF, then the initial value of MSP must be defined as 0x2000 8000.

The vector table follows the initial value of MSP. Cortex®-M4 operates in Thumb state, and thus each value in the vetor table must set the LSB to 1. In *Figure 1-6*, 0x0000_0101 is used to represent 0x0000_0100. After the instruction at 0x0000_0100 is executed, the program starts running formally. Before that, it is a must for initializing MSP, because the first instruction may be interrupted by NMI or other faults before being executed. After the completion of MSP initialization, it is ready to prepare stack room for its service routines.





In the AT32WB415 series, the main Flash memory, Boot code or SRAM can be remapped to the code area between 0x0000_0000 and 0x07FF_FFFF. BOOT1 and BOOT0 are used to set the specific memory from which CODE starts.

{BOOT1, BOOT0}=00/10, CODE starts from the main Flash memory

{BOOT1, BOOT0}=01, CODE starts from Boot code

{BOOT1, BOOT0}=11, CODE starts from SRAM

After a system reset or when leaving from Standby mode, the pin values of both BOOT1 and BOOT0 will be relatched. When the CODE starts from SRAM, the status of BOOT is latched, and it is impossible to load a new boot mode through a system reset. At this point, the power-on reset must be performed to reload a new boot code mode.

Boot code memory contains an embedded boot loader program that provides not only Flash programming function through USART1 or USART2, but also provides extra firmware including communication protocol stacks that can be called for use by software developer through API.



1.2 List of abbreviations for registers

Table 1-4 List of abbreviations for registers

Register type	Description			
rw	Software can read and write to this bit.			
ro	Software can only read this bit.			
wo	Software can only write to the bit. Reading it returns its reset value.			
rrc	Software can read this bit. Reading this bit automaticaly clears it.			
rw0c	Software can read this bit and clear it by writing 0. Writing 1 has no effect on this bit.			
rw1c	Software can read this bit and clear it by writing 1. Writing 0 has no effect on this bit.			
rw1s	Software can read this bit and set it by writing 1. Writing 0 has no effect on this bit.			
tog	Software can read this bit and torggle it by writing 1. Writing 0 has no effect on this bit.			
rwt	Software can read this bit. Writng any value will trigger an event.			
resd	Reserved.			

1.3 Device characteristics information

Table 1-5 List of abbreviations for registers

Register abbr.	Base address	Reset value
F_SIZE	0x1FFF F7E0	0xXXXX
UID[31: 0]	0x1FFF F7E8	0xXXXX XXXX
UID[63: 32]	0x1FFF F7EC	0xXXXX XXXX
UID[95: 64]	0x1FFF F7F0	0xXXXX XXXX

1.3.1 Flash memory size register

This register contains the information about Flash memory size.

Bit	Abbr.	Reset value	Type	Descrption
D:: 45 0	F 017F	0		Flash size, in terms of KByte
BIT 15: 0	F_SIZE	0xXXXX	ro	For example: 0x0080 = 128 KByte

1.3.2 Device electronic signature

The device electronic signature contains the memory size and the unique device ID (96 bits). It is stored in the information block of the Flash memory. The 96-bit ID is unique for any device, and cannot be altered by users. It can be used for the following:

- Serial number: such as USB string serial number
- Part of security keys

Bit	Abbr.	Reset value	Type	Description
Bit 31: 0	UID[31: 0]	0xXXXX XXXX	ro	UID for bit 31 to bit 0
Bit	Abbr.	Reset value	Type	Description



Bit	Abbr.	Reset value	Туре	Description
Bit 31: 0	UID[95: 64]	0xXXXX XXXX	ro	UID for bit 95 to bit 64


Note: UID[95:88] is series ID, which is 0x011 for AT32WB415.

2 Memory resources

2.1 Internal memory address map

Internal memory contains program memory (Flash), data memory (SRAM), peripheral registers and core registers. Their respective address mapping are shown in *Figure 2-1*.

Figure 2-1AT32WB415 address mapping



2.2 Flash memory

AT32WB415 series provide up to 256 KB of on-chip Flash memory, supporting a single-cycle 32-bit read operation.

Refer to *Chapter 4.3.15* for more details about Flash memory controller and register configuration.

Flash memory organization (256 KB)

The main memory contains bank 1 (256 Kbytes), including 128 sectors, 2 Kbytes per sector.

Table 2-1 Flash memory organization (256 KB)

В	ank	Name	Address range
		Sector 0	0x0800 0000 – 0x0800 07FF
		Sector 1	0x0800 0800 – 0x0800 0FFF
	Donk 1	Sector 2	0x0800 1000 – 0x0800 17FF
Main momony	Bank1 (256 KB)	Sector 3	0x0800 1800 – 0x0800 1FFF
	(200 NB)	Sector 4	0x0800 2000 – 0x0800 27FF
		<u> </u>	
		Sector 127	0x0803 F800 – 0x0803 FFFF
Information block		Boot memory	0x1FFF AC00 - 0x1FFF F3FF
		User system data area	0x1FFF F800 – 0x1FFF FBFF

2.3 SRAM memory

The AT32WB415 series contain a 32-KB on-chip SRAM which starts at the address 0x2000_0000. It can be accessed by bytes, half-words (16 bit) or words (32 bit).

2.4 Peripheral address map

Table 2-2 Peripheral boundary address

Bus	Boundary address	Peripherals
	0x6000 0000 - 0xFFFF FFFF	Reserved
	0x5004 0000 - 0x5FFF FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	OTGFS
	0x4002 8000 - 0x4FFF FFFF	Reserved
	0x4002 3400 - 0x4002 7FFF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
AHB	0x4002 2000 - 0x4002 23FF	Flash memory interface (FLASH)
טו זו	0x4002 1400 - 0x4002 1FFF	Reserved
	0x4002 1000 - 0x4002 13FF	Clock and reset manage (CRM)
	0x4002 0800 - 0x4002 0FFF	Reserved
	0x4002 0400 - 0x4002 07FF	DMA2
	0x4002 0000 - 0x4002 03FF	DMA1
	0x4001 8400 - 0x4001 7FFF	Reserved
	0x4001 8000 - 0x4001 83FF	Reserved
	0x4001 6000 - 0x4001 7FFF	Reserved
APB2	0x4001 5800 - 0x4001 5BFF	Reserved
AFDZ	0x4001 5400 - 0x4001 57FF	TMR11 timer
	0x4001 5000 - 0x4001 53FF	TMR10 timer



Bus	Boundary address	Peripherals
	0x4001 4C00 - 0x4001 4FFF	TMR9 timer
	0x4001 3C00 - 0x4001 4BFF	Reserved
	0x4001 3800 - 0x4001 3BFF	USART1
	0x4001 3400 - 0x4001 37FF	Reserved
	0x4001 3000 - 0x4001 33FF	Reserved
	0x4001 2C00 - 0x4001 2FFF	TMR1 timer
	0x4001 2800 - 0x4001 2BFF	Reserved
	0x4001 2400 - 0x4001 27FF	ADC1
	0x4001 2000 - 0x4001 23FF	Reserved
	0x4001 1C00 - 0x4001 1FFF	GPIO port F
	0x4001 1800 - 0x4001 1BFF	Reserved
	0x4001 1400 - 0x4001 17FF	GPIO port D
	0x4001 1000 - 0x4001 13FF	GPIO port C
	0X4001 0C00 - 0x4001 0FFF	GPIO port B
	0x4001 0800 - 0x4001 0BFF	GPIO port A
	0x4001 0400 - 0x4001 07FF	EXINT
	0x4001 0000 - 0x4001 03FF	IOMUX
	0x4000 8000 - 0x4000 FFFF	Reserved
	0x4000 7C00 - 0x4000 7FFF	Reserved
	0x4000 7800 - 0x4000 7BFF	Reserved
	0x4000 7400 - 0x4000 77FF	Reserved
	0x4000 7000 - 0x4000 73FF	Power control (PWC)
	0x4000 6800 - 0x4000 6FFF	Reserved
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	Reserved
	0x4000 5800 - 0x4000 5BFF	Reserved
	0x4000 5400 - 0x4000 57FF	I ² C1
.PB1	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	Reserved
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	Reserved
	0x4000 3C00 - 0x4000 3FFF	Reserved
	0x4000 3800 - 0x4000 3BFF	SPI2
	0x4000 3400 - 0x4000 37FF	Reserved
	0x4000 3000 - 0x4000 33FF	Watchdog timer (WDT)
	0x4000 2C00 - 0x4000 2FFF	Window watchdog timer (WWDT)
		umer (vvvvDT)
	0x4000 2800 - 0x4000 2BFF	ERTC



Bus	Boundary address	Peripherals
	0x4000 2000 - 0x4000 23FF	Reserved
	0x4000 1C00 - 0x4000 1FFF	Reserved
	0x4000 1800 - 0x4000 1BFF	Reserved
	0x4000 1400 - 0x4000 17FF	Reserved
	0x4000 1000 - 0x4000 13FF	Reserved
	0x4000 0C00 - 0x4000 0FFF	TMR5 timer
	0x4000 0800 - 0x4000 0BFF	TMR4 timer
	0x4000 0400 - 0x4000 07FF	TMR3 timer
	0x4000 0000 - 0x4000 03FF	TMR2 timer




Power control (PWC)

Introduction 3.1

For AT32WB415 series, its operating voltage supply is 2.6 V ~ 3.6 V, with a temperature range of -40~+105 ℃. To reduce power consumption, this series provides three types of power saving modes, including Sleep. Deepsleep and Standby modes so as to achieve the best trade-off among the conflicting demands of CPU operating time, speed and power consumption. The AT32WB415 series have three power domains—VDD/VDDA domain, 1.2 V domain and battery powered domain. The VDD/VDDA domain is supplied directly by external power, the 1.2 V domain is powered by an embedded LDO in the VDD/VDDA domain, and the battery powered domain is supplied through a V_{BAT} pin.

Figure 3-1 Block diagram of each power supply



3.2 Main Features

- Three power domains: VDD/VDDA domain, 1.2 V domain and battery powered domain
- Three types of power saving modes: Sleep mode, Deepsleep mode, and Standby mode
- Internal voltage regulator supplies 1.2 V voltage source for the core domain
- Power voltage detector is provided to issue an interrupt when the supply voltage is lower or higher than a programmed threshold
- The battery powered domain is powered by V_{BAT} when VDD is powered off
- VDD/VDDA applies separated digital and analog module to reduce noise on external power



3.3 POR/LVR

A POR analog module embedded in the VDD/VDDA domain is used to generate a power reset. The power reset signal is released at V_{POR} when the VDD is increased from 0 V to the operating voltage, or it is triggered at V_{LVR} when the VDD drops from the operating voltage to 0 V. During the power-on reset period, the reset signal has certain amount of time delay compared to VDD boost process. At the same time, hysteresis occurs in power-on reset (POR) and low voltage reset (LVR).

Figure 3-2 Power-on reset/Low voltage reset waveform

VPOR


(VPOR*VLVR)
hysteresis

Temporization
tRESTTEMPO

3.4 Power voltage monitor (PVM)

The PVM is used to monitor the power supply variations. It is enabled by setting the PVMEN bit in the power control register (PWC_CTRL), and the threshold value for voltage monitor is selected with the PVMSEL[2: 0].

After PVM is enabled, the comparison result between VDD and the programmed threshold is indicated by the PVMOF bit in the PWC_CTRLSTS register, with the hysteresis voltage VHYS_P being 100 mv. The PVM interrupt will be generated through the EXTI line 16 when VDD rises above the PVM threshold.





3.5 Power domain

1.2 V domain

1.2 V core domain includes a CPU core, SRAM, embedded digital peripherals and Phase Locked Loop (PLL). Such power domain is supplied by LDO (voltage regulator). It can be configured as power-on, low-power or power-off in three power saving modes.

VDD/VDDA domain

VDD/VDDA domain includes VDD domain and VDDA domain. The VDD domain contains I/O circuit, power-saving mode wakeup circuit, watchdog timer (WDT), power-on reset/low voltage reset (POR/LVR), LDO, ERTC circuit, LEXT oscillator and and all PAD circuits except PC13, PC14 and PC15. The VDDA domain contains a ADC (AD converter), temperature sensor and so on.

Typically, to ensure a better accuracy of ADC at a low voltage, the digital circuit is supplied by VDD while the analog circuit is powered by VDDA. he external reference voltage VREF+ and VREF- are connected to the VDDA pin and VSSA pin, respectively.

Battery powered domain

The battery powered domain contains ERTC circuit, LEXT oscillator, PC13, PC14 and PC15, which is powered by either VDD or VBAT pin. When the VDD is cut off, the battery powered domain is automatically switched to VBAT pin to ensure that RTC can work normally.

- 1) When the battery powered domain is powered by VDD, the PC13 can be used as a general-purpose I/O, tamper pin, ERTC calibration clock, ERTC alarm or second output, while the PC14 and PC15 can be used as a GPIO or LEXT pin. (As an I/O port, PC13, PC14 and PC15 must be limited below 2 MHz, and to the maximum load of 30 pF, and these I/O ports must not be used as current sources)
- 2) When the battery powered domain is powered by V_{BAT} , the PC13 can be used as a tamper pin, ERTC alarm or second output, while the PC14 and PC15 can only be used as a LEXT pin.

The switch of the battery powered domain will not be disconnected from V_{BAT} because of the VDD being at its rising phrase or due to VDD low voltage reset. If the power switch has not been switched to the VDD when the VDD is powered on quickly, it is recommended to add a low votage drop diode between VDD and V_{BAT} in order to prevent the currents of VDD from being injected to VBAT. If there is no external battery in the application, it is better to connet the VBAT to a 100 nF ceramic filter capacitor that is externally connected to VDD.

3.6 Power saving modes

When the CPU does not need to be kept running, there are three types of low-power modes available (Sleep mode, Deepsleep mode and Standby mode) to save power. Users can select the mode that gives the best compromise according to the low-power consumption, short startup time, and available wakeup sources. In addition, the power consumption in Run mode can be reduced by slowing down the system clocks or gating the clocks to the APB and AHB peripherals when they are not used.

Sleep mode

The Sleep mode is entered by executing WFI or WFE instruction. There are two options to select the Sleep mode entry mechanism through the SLEEPONEXIT bit in the Cortex [®]-M4 system control register. SLEEP-NOW mode:

When SLEEPDEEP=0 and SLEEPONEXIT=0, the MCU enters Sleep mode as soon as WFI or WFE instruction is executed.

When SLEEPDEEP=0 and SLEEPONEXIT=1, the MCU enters Sleep mode as soon as the system exits the lowest-priority interrupt service routine by executing the WFI instruction.

In Sleep mode, all clocks and LDO work normally except CPU clocks (stopped), and all I/O pins keep the same state as in Run mode. The LDO provides an 1.2 V power (for CPU core, memory and embedded peripherals) as it is in normal power consumption mode. The LDO output voltage is configurable by the PWC LDOOV register.

- 1) If the WFI is executed to enter Sleep mode, any peripheral interrupt can wake up the device from Sleep mode.
- 2) If the WFE is executed to enter Sleep mode, the MCU exits Sleep mode as soon as an event occurs.



The wakeup event can be generated by the following:

- Enabling a peripheral interrupt (it is not enabled in the NVIC) and enabling the SEVONPEND bit. When the MCU resumes, the peripheral interrupt pending bit and NVIC channel pending bit must be cleared.
- Configuring an internal EXINT line as an event mode to generate a wakeup event.

The wakeup time required by a WFE instruction is the shortest, since no time is wasted on interrupt entry/exit.

Deepsleep Mode

Deepsleep mode is entered by setting the SLEEPDEEP bit in the Cortex®-M4 system control register and clearing the LPSEL bit in the power control register before WFI or WFE instructions.

The LDO status is selected by setting the VRSEL bit in the power control register (PWC_CTRL). When VRSEL=0, the LDO works in normal mode. When VRSEL=1, the LDO is set in low-power consumption mode.

In Deepsleep mode, all clocks in 1.2 V domain are stopped, and both HICK and HEXT oscillators are disabled. The LDO supplies power to the 1.2 V domain in normal mode or low-power mode. All I/O pins keep the same state as in Run mode. SRAM and register contents are preserved.

- 1) When the Sleep mode is entered by executing a WFI instruction, the interrupt generated on any external interrupt line in Interrupt mode can wake up the system from Deepsleep mode.
- 2) When the Sleep mode is entered by executing a WFE instruction, the interrupt generated on any external interrupt line in Event mode can wake up the system from Deepsleep mode.

When the MCU exits the Deepsleep mode, the HICK RC oscillator is enabled and selected as a system clock after stabilization. When the LDO operates in low-power mode, an additional wakeup delay is incurred for the reason that the LDO must be stabilized before the system is waken from the Deepsleep mode.

Standby Mode

Standby mode can achieve the lowest power consumption for the device. In this mode, the LDO is disabled. The whole 1.2 V domain, PLL, HICK and HEXT oscillators are also powered off except VDD/VDDA domain. SRAM and register contents are lost.

The Standby mode is entered by the following procedures:

- Set the SLEEPDEE bit in the Cortex®-M4 system control register
- Set the LPSEL bit in the power control register (PWC CTRL)
- Clear the SWEF bit in the power control/status register (PWC CTRLSTS)
- Execute a WFI/WFE instruction

In Standby mode, all I/O pins remain in a high-impedance state except reset pins, TAMPER pins that are set as anti-tamper or calibration output, and the wakeup pins.

The MCU leaves the Standby mode when an external reset (NRST pin), an WDT reset, ERTC periodic wakeup, ERTC timestamp, ERTC tamper event and a rising edge on the WKUP pin or the rising edge of an ERTC alarm event occurs.

Debug mode

By default, the debug connection is lost if the MCU enters Deepsleep mode or Standby mode while debugging. The reason is that the Cortex®-M4 core is no longer clocked. However, the software can be debugged even in the low-power mode by setting some configuration bits in the DEBUG register (DEBUG_CTRL).



3.7 PWC registers

The peripheral registers must be accessed by words (32 bit)

Table 3-1 PW register map and reset values

Register abbr.	Offset	Reset value
PWC_CTRL	0x00	0x0000 0000
PWC_CTRLSTS	0x04	0x0000 0000

3.7.1 Power control register (PWC_CTRL)

Bit	Name	Reset value	Type	Description
Bit 31: 9	Reserved	0x0000 00	resd	Kept at its default value.
				Battery powered domain write enable
				0: Disabled
D:4 0	DDWEN	0		1: Enabled
Bit 8	BPWEN	0	rw	Note:
				After reset, ERTC is write protected. To write, this bit must
				be set.
				Power voltage monitoring boundary select
				000: Unused, not configurable
				001: 2.3 V
				010: 2.4 V
Bit 7: 5	PVMSEL	0x0	rw	011: 2.5 V
				100: 2.6 V
				101: 2.7 V
				110: 2.8 V
				111: 2.9 V
				Power voltage monitoring enable
Bit 4	PVMEN	0	rw	0: Disabled
				1: Enabled
				Clear SEF flag
				0: No effect
Bit 3	CLSEF	0	WO	1: Clear the SEF flag
				Note: This bit is cleared by hardware after clearing the SEF
				flag. Reading this bit at any time will return all zero.
				Clear SWEF flag
				0: No effect
				1: Clear the SWEF flag
Bit 2	CLSWEF	0	WO	Note:
				Clear the SWEF flag after two system clock cycles.
				This bit is cleared by hardware after clearing the SWEF
				flag. Reading this bit at any time will return all zero.
				Low power mode select when Cortex™-M4F sleepdeep
Bit 1	LPSEL	0	rw	0: Enter DEEPSLEEP mode
				1: Enter Standby mode
				LDO state select in deepsleep mode
Bit 0	VRSEL	0	rw	0: Enabled
				1: Low-power consumption mode

3.7.2 Power control/status register (PWC_CTRLSTS)

Unlike a standard APB read, an additional APB cycles are needed to read this register.

Bit	Name	Reset value	Type	Description
Bit 31: 9	Reserved	0x000000	resd	Kept at its default value.
Bit 8	SWPEN	0	rw	Standby wake-up pin enable 0: Disabled (this pin is used for general-purpose I/O) 1: Enabled (this pin is forced in input pull-down mode, and no longer used for general-purpose I/O) Note: This bit is cleared by hardware after system reset. In Standby mode, this bit is forced to input pull-down mode irrespective of whether this wake-up pin is enabled.
Bit 7: 3	Reserved	0x00	resd	Kept at its default value.



				Power voltage monitoring output flag
				0: Power voltage is higher than the threshold
Bit 2	PVMOF	0	ro	1: Power voltage is lower than the threshold
				Note: The power voltage monitor is stopped in Standby
				mode.
				Standby mode entry flag
			ro	0: Device is not in Standby mode
Bit 1	SEF	0		1: Device is in Standby mode
				Note: This bit is set by hardware (enter Standby mode) and
				cleared by POR/LVR or by setting the CLSEF bit.
·				Standby wake-up event flag
				0: No wakeup event occurred
				1: A wakeup event occurred
				Note:
			ro	This bit is set by hardware (on an wakeup event), and
Bit 0	SWEF	0		cleared by POR/LVR or by setting the CLSWEF bit.
				A wakeup event is generated by one of the following:
				When the rising edge on the Standby wakeup pin occurs;
				When the ERTC alarm event occurs;
				If the Standby wakeup pin is enabled when the Standby
				wakeup pin level is high.
-				

2023.08.02 Page 47 Rev 2.03




4 Clock and reset manage (CRM)

4.1 Clock

AT32WB415 series provide different clock sources: HEXT oscillator clock, HICK oscillator clock, PLL clock, LEXT oscillator and LICK oscillator.

Figure 4-1 AT32WB415 clock tree



- HEXT (high speed external crystal)
- HICK (high speed internal clock)
- PLL (phased-locked loops)
- LEXT (low speed external crystal)
- LICK (low speed internal clock)

AHB, APB1 and APB2 all support multiple frequency division. The AHB domain has a maximum of 150 MHz, and both APB1 and APB2 are up to 75 MHz.

4.1.1 Clock sources

High speed external oscillator (HEXT)

An external clock source can be provided by HEXT bypass. Its frequency can be up to 25 MHz. The external clock signal should be connected to the HEXT IN pin.

High speed internal clock (HICK)

The HICK oscillator is clocked by a high-speed RC in the microcontroller. The internal frequency of the HICK clock is 48 MHz. Although it is less accurate, the HICK clock frequency of each device is calibrated to 1% accuracy (25°C) in factory. The factory calibration value is loaded in the HICKCAL[7: 0] bit of the clock control register. The RC oscillator speed may be affected by voltage or temperature variations. Thus the HICK frequency can be trimmed using the HICKTRIM[5: 0] bit in the clock control register.

The HICK clock signal is not released until it becomes stable.

PLL clock

The HICK or HEXT clock can be used as an input clock source of the PLL. PLL input clock which is divided by an internal prescaler is sent to VCO for frequency multiplication. The VCO output frequency is outout after being divided by a post-divider. Note that, the predivided clock must be at a range of 2 M and 16 MHz. The VCO operating frequency must fall between 500 MHz and 1000 MHz. Before enabling PLL, there is a need to configure



PLL parameters, as these parameters cannot be altered once PLL enabled. The PLL clock signal is not released before it becomes stable.

PLL configuration mode: regular integer frequency multiplication mode, and flexible configuration mode

1) Regular integer frequency multiplication mode (default mode)

PLL clock calculation formula:

PLL output clock = PLL input clock x PLL frequency multiplication factor

Configuration procedures:

- a) Clear PLLCFGEN (RCC PLL[31])
- b) Set PLL input clock frequency, refer to PLL_FREF (RCC_PLL[26:24]) for details
- c) Set PLL frequency multiplication factor, refer to PLLMUL (RCC_CFG[30,29],RCC_CFG[21:18])
- d) Enable PLL
- e) Wait for PLL to be stabilized
- 2) Flexible configuration mode

PLL clock calculation formula:

PLL output clock = PLL input clock x PLL frequency multiplication factor / (PLL pre-frequency division factor x PLL post-frequency division factor)

500MHz <= PLL input clock x PLL frequency multiplication factor / PLL pre-frequency division factor <= 1000MHz

2MHz <= PLL input clock / PLL pre-frequency division factor <= 16MHz

Configuration procedures:

- a) Set the PLL_NS, PLL_MS and PLL_FR bits of the RCC_PLL register respectively using the calculated PLL frequency multiplication factor, PLL pre-frequency division factor and PLL postfrequency division factor
- b) Enable PLLCFGEN (RCC PLL[31])
- c) Enable PLL
- d) Wait for PLL to be stabilized

Note: The PLL_FREF and PLLMUL registers are not available in flexible configuration mode.

Note: In flexible configuration mode, non-integer frequency multiplication is supported.

Example: when PLL input clock is 12.288 MHz, PLL output frequency is equal to 12.288 x 125 / (2 x 8) = 96 MHz

When PLL input clock is 5 MH, PLL output frequency is equal to $5 \times 108 / (5 \times 1) = 108 \text{ MHz}$

Low speed external oscillator (LEXT)

The LEXT oscillator provides two clock sources: LEXT crystal/ceramic resonator and LEXT bypass.

LEXT crystal/ceramic resonator:

The LEXT crystal/ceramic resonator provides a 32.768 KHz low-speed clock source. The LEXT clock signal is not released before it becomes stable.

LEXT bypass clock:

In this mode, an external clock source with a frequency of 32.768 kHzcan be provided. The external clock signal should be connected to the LEXT_IN pin while the LEXT_OUT can be released for GPI control.

Low speed internal RC oscillator (LICK)

The LICK oscillator is clocked by an internal low-speed RC oscillator. The clock frequency is between 30 kHz and 60 kHz. It acts as a low-power clock source that can be kept running in Deepsleep mode and Standby mode for watchdog and auto-wakeup unit.

The LICK clock signal is not released before it becomes stable.

4.1.2 System clock

After a system reset, the HICK oscillator is selected as system clock. The system clock can make flexible switch among HICK oscillator, HEXT oscillator and PLL clock. However, a switch from one clock source



to another occurs only when the target clock source becomes stable. When the HICK oscillator is used directly or indirectly through the PLL as the system clock, it cannot be stopped.

4.1.3 Peripheral clock

Most peripherals use HCLK, PCLK1 or PCLK2 clock. The individual peripherals have their dedicated clocks.

System Tick timer (SysTick) is clocked by HCLK or HCLK/8.

ADC is clocked by APB2 divided by 2, 4, 6, 8, 12, 16.

The timers are clocked by APB1/2. In particular, if the APB prescaler is 1, the timer clock frequency is equal to that of APB1/2; otherwise, the timer clock frequency doubles that of the APB1/2 frequency.

A frequency-divided PLL clock can be used as the clock source of USB. If the PLL frequency divider is selected, the USB frequency divider provides a 48 MHz USBCLK, and thus the PLL must be set as 48*N*0.5 MHz (N=2,3,4,5...)

ERTC clock sources: HEXT/128 oscillator, LEXT oscillator and LICK oscillator. Once the clock source is selected, it cannot be altered without resetting the battery powered domain. If the LEXT is used as an ERTC clock, the ERTC is not affected when the VDD is powered off. If the HEXT or LICK is selected as an ERTC clock, the ERTC state is not guaranteed when both HEXT and LICK are powered off.

Watchdog is clocked by LICK oscillator. If the watchdog is enabled by either hardware option or software access, the LICK oscillator is forced ON. The clock is provided to the watchdog only after the LICK oscillator temporization.

4.1.4 Clock fail detector

The clock fail detector (CFD) is designed to respond to HEXT clock failure when the HEXT is used as a system clock ,directly or indirectly. If a failure is detected on the HEXT clock, a clock failure event is sent to the break input of TMR1 and an interrupt is generated. This interrrpt is directly linked to CPU NMI so that the software can perform rescue operations. The NMI interrupt keeps executing until the CFD interrupt pending bit is cleared. This is why the CFD interrupt has to be cleared in the NMI service rounte. The HEXT clock failure will result in a switch of the system clock to the HICK clock, the CFD to be disabled , HEXT clock to be stopped, and even PLL to be disabled if the HEXT clock is selected as the system clock through PLL.

4.1.5 Auto step-by-step system clock switch

The automatic frequency switch is designed to ensure a smooth and stable switch of system frequency when the system clock source is switched from others to the PLL or when the AHB prescaler is changed from large to small. When the operational target is larger than 108 MHz, it is recommended to enable the automatic frequency switch. Once it is enabled, the AHB bus is halted by hardware till the completion of the switch. During this switch period, the DMA remain working, and the interrupt events are recorded and then handled by NVIC when the AHB bus resumes.



4.1.6 Internal clock output

The microcontroller allows the internal clock signal to be output to external CLKOUT pins. That is, ADCCLK, USB48M, SCLK, LICK, LEXT, HICK, HEXT, PLLCLK/2 and PLLCLK/4 can be used as CLKOUT clocks.

4.1.7 Interrupts

The microcontroller specifies a stable flag for each clock source. As a result, when a clock source is enabled, it is possible to determine if the clock is stable by checking the flag pertaining to the clock source. An interrupt request is generated when the interrupt corresponding to the clock source is enabled. If a failure is detected on the HEXT clock, the CFD interrupt is generated. Such interrrpt is directly linked to CPU NMI.

4.2 Reset


4.2.1 System reset

AT32WB415 series provide the following system reset sources:

- NRST reset: on the external NRST pin
- WDT reset: watchdog overflow
- WWDT reset: window watchdog overflow
- CPU software reset: Cortex[®]-M4 software reset
- Low-power management reset: This type of reset is enabled when entering Standby mode (by clearing the nSTDBY_RST bit in the user system data area); this type of reset is also enabled when entering Deepsleep mode (by clearing the nDEPSLP_RST in the user system data area).
- When exiting Standby mode

NRST reset, WDT reset, WWDT reset, software reset and low-power management reset sets all registers to their reset values except the clock control/status register (CRM_CTRLSTS) and the battery powered domain; the power-on reset, low-voltage reset or reset generated when exiting Standby mode sets all registers to their reset values except the battery powered domain registers.

Figure 4-2 System reset circuit



4.2.2 Battery powered domain reset

Battery powered domain has two specific reset sources:

- Software reset: triggered by setting the BPDRST bit in the battery powered domain control register (CRM_BPDC)
- VDD or VBAT power on, if VDD/VBAT has been powered off.
 Software reset affects only the battery powered domain.



4.3 CRM registers

These peripheral registers have to be accessed by bytes (8 bits), half words (16 bits) or words (32 bits).

Table 4-1 CRM register map and reset values

Register	Offset	Reset value
CRM_CTRL	0x000	0x0000 XX83
CRM_CFG	0x004	0x0000 0000
CRM_CLKINT	0x008	0x0000 0000
CRM_APB2RST	0x00C	0x0000 0000
CRM_APB1RST	0x010	0x0000 0000
CRM_AHBEN	0x014	0x0000 0014
CRM_APB2EN	0x018	0x0000 0000
CRM_APB1EN	0x01C	0x0000 0000
CRM_BPDC	0x020	0x0000 0000
CRM_CTRLSTS	0x024	0x0C00 0000
CRM_AHBRST	0x028	0x0000 0000
CRM_PLL	0x02C	0x0000 1F10
CRM_MISC1	0x030	0x0000 0000
CRM_OTG_EXTCTRL	0x044	0x0000 0000
CRM_MISC2	0x054	0x0000 000D

4.3.1 Clock control register (CRM_CTRL)

No-wait states, accessible by bytes, half-words or words.

Bit	Name	Reset value	Type	Description
Bit 31: 26	Reserved	0x00	resd	Kept at its default value.
Bit 25	PLLSTBL	0x0	ro	PLL clock stable This bit is set by hardware after PLL is ready. 0: PLL clock is not ready. 1: PLL clock is ready.
Bit 24	PLLEN	0x0	rw	PLL enable This bit is set and cleared by software. It can also be cleared by hardware when entering Standby or Deepsleep mode. When the PLL clock is used as the system clock, this bit cannot be cleared. 0: PLL is OFF 1: PLL is ON.
Bit 23: 20	Reserved	0x0	resd	Kept at its default value.
Bit 19	CFDEN	0x0	rw	Clock failure detector enable 0: OFF 1: ON
Bit 18	HEXTBYPS	0x0	rw	High speed external crystal bypass This bit can be written only if the HEXT is disabled. 0: OFF 1: ON
Bit 17	HEXTSTBL	0x0	ro	High speed external crystal stable This bit is set by hardware after HEXT becomes stable. 0: HEXT is not ready. 1: HEXT is ready.
Bit 16	HEXTEN	0x0	rw	High speed external crystal enable This bit is set and cleared by software. It can also be cleared by hardware when entering Standby or Deepsleep mode. When the HEXT clock is used as the system clock, this bit cannot be cleared



				0: OFF.
				1: ON
Bit 15: 8	HICKCAL	0xXX	rw	High speed internal clock calibration The default value of this field is the initial factory calibration value. When the HICK output frequency is 48 MHz, it needs adjust 240 kHz (design value) based on this frequency for each HICKCAL value change; when HICK output frequency is 8 MHz (design value), it needs adjust 40 kHz based on this frequency for each HICKCAL value change. Note: This bit can be written only if the HICKCAL_KEY[7: 0] is set as 0x5A
Bit 7: 2	HICKTRIM	0x20	rw	High speed internal clock trimming These bits work with the HICKCAL[7: 0] to determine the HICK oscillator frequency. The default value is 32, which can trim the HICK to be ±1%.
Bit 1	HICKSTBL	0x1	ro	High speed internal clock stable This bit is set by hardware after the HICK is ready. 0: Not ready 1: Ready
Bit 0	HICKEN	0x1	rw	High speed internal clock enable This bit is set and cleared by software. It can also be set by hardware when exiting Standby or Deepsleep mode. When a HEXT clock failure occurs. This bit can also be set. When the HICK is used as the sytem clock, this bit cannot be cleared. 0: Disabled 1: Enabled

4.3.2 Clock configuration register (CRM_CFG)

Access: 0 to 2 wait states, accessible by bytes, half-words or words. 1 or 2 wait states are inserted only when the access occurs during a clock source switch.

Bit	Name	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
Bit 26:24	CLKOUT_SEL	0x0	rw	Clock output selection CLKOUT_SEL[3] is the bit 16 of the CRM_MISC1 register. 0000: None 0001: Reser ved 0010: LICK 0011: LEXT 0100: SCLK 0101: HICK 0110: HEXT 0110: PLL/2 1100: PLL/4 1101: USB 1110: ADC
Bit 27 Bit 23: 22	USBDIV	0x0	rw	USB division The PLL clock after division is used as USB clock. 000: PLL/1.5 001: Forbidden 010: PLL/2.5 011: PLL/2 100: PLL/3.5 101: PLL/3 110: PLL/4 111: PLL/4
Bit 30: 29 Bit 21: 18	PLLMULT	0x00	rw	PLL multiplication factor 000000: PLL x 2 000001: PLL x 3 000010: PLL x 4 000011: PLL x 5 001100: PLL x 14 001101: PLL x 15 001110: PLL x 16 001111: PLL x 16 010000: PLL x 17 010001: PLL x 18



				010010: PLL x 19
				 111110: PLL x 63 111111: PLL x 64 Note: The PLLRANGE bit must be programmed based on the PLL multiplication value.
Bit 17	PLLHEXTDIV	0x0	rw	HEXT division selection for PLL entry clock) 0: No division 1: HEXT/2
Bit 16	PLLRCS	0x0	rw	PLL reference clock select 0: HICK-divided clock (4MHz) 1: HEXT clock
Bit 28 Bit 15: 14	ADCDIV	0x0	rw	ADC division The PCLK that is divided by the following factors serves the ADC. 000: PCLK/2 001: PCLK/4 010: PCLK/6 011: PCLK/8 100: PCLK/2 101: PCLK/2 111: PCLK/8 111: PCLK/8
Bit 13: 11	APB2DIV	0x0	rw	APB2 division The divided HCLK is used as APB2 clock. 0xx: not divided 100: divided by 2 101: divided by 4 110: divided by 8 111: divided by 16 Note: The software must set these bits correctly to ensure that the APB2 clock frequency does not exceed 75 MHz.
Bit 10: 8	APB1DIV	0x0	rw	APB1 division The divided HCLK is used as APB1 clock. 0xx: not divided 100: divided by 2 101: divided by 4 110: divided by 8 111: divided by 16 Note: The software must set these bits correctly to ensure that the APB1 clock frequency does not exceed 75 MHz
Bit 7: 4	AHBDIV	0x0	rw	AHB division The divided SCLK is used as AHB clock. 0xxx: SCLK not divided 1000: SCLK divided by 2 1100: SCLK divided by 64 1001: SCLK divided by 4 1101: SCLK divided by 128 1010: SCLK divided by 8 1110: SCLK divided by 256 1011: SCLK divided by 16 1111: SCLK divided by 512
Bit 3: 2	SCLKSTS	0x0	R0	System clock select status 00: HICK 01: HEXT 10: PLL 11: Reserved. Kept at its default value.
Bit 1: 0	SCLKSEL	0x0	rw	System clock select 00: HICK 01: HEXT 10: PLL 11: Reserved. Kept at its default value.



4.3.3 Clock interrupt register (CRM_CLKINT)

Access: 0 wait state, accessible by words, half-words and bytes.

Bit	Name	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value.
Bit 23	CFDFC	0x0	wo	Clock failure detection flag clear Writing 1 by software to clear CFDF. 0: No effect 1: Clear
Bit 22: 21	Reserved	0x0	resd	Kept at its default value. PLL stable flag clear
Bit 20	PLLSTBLFC	0x0	wo	Writing 1 by software to clear PLLSTBLF. 0: No effect 1: Clear
Bit 19	HEXTSTBLFC	0x0	wo	HEXT stable flag clear Writing 1 by software to clear HEXTSTBLF. 0: No effect 1: Clear
Bit 18	HICKSTBLFC	0x0	wo	HICK stable flag clear Writing 1 by software to clear HICKSTBLF. 0: No effect 1: Clear
Bit 17	LEXTSTBLFC	0x0	wo	LEXT stable flag clear Writing 1 by software to clear LEXTSTBLF. 0: No effect 1: Clear
Bit 16	LICKSTBLFC	0x0	wo	LICK stable flag clear Writing 1 by software to clear LICKSTBLF. 0: No effect 1: Clear
Bit 15: 13	Reserved	0x0	resd	Kept at its default value. PLL stable interrupt enable
Bit 12	PLLSTBLIEN	0x0	rw	0: Disabled 1: Enabled
Bit 11	HEXTSTBLIEN	0x0	rw	HEXT stable interrupt enable 0: Disabled 1: Enabled
Bit 10	HICKSTBLIEN	0x0	rw	HICK stable interrupt enable 0: Disabled 1: Enabled
Bit 9	LEXTSTBLIEN	0x0	rw	LEXT stable interrupt enable 0: Disabled 1: Enabled
Bit 8	LICKSTBLIEN	0x0	rw	LICK stable interrupt enable 0: Disabled 1: Enabled Clock Failure Detection flag
Bit 7	CFDF	0x0	ro	This bit is set by hardware when the HEXT clock failure occurs. 0: No clock failure 1: Clock failure
Bit 6: 5	Reserved	0x0	resd	Keep at its default value. PLL stable flag
Bit 4	PLLSTBLF	0x0	ro	Set by hardware. 0: PLL is not ready. 1: PLL is ready.
Bit 3	HEXTSTBLF	0x0	ro	HEXT stable flag Set by hardware. 0: HEXT is not ready. 1: HEXT is ready.
Bit 2	HICKSTBLF	0x0	ro	HICK stable flag Set by hardware. 0: HICK is not ready. 1: HICK is ready.



Bit 1	LEXTSTBLF	0x0	ro	LEXT stable flag Set by hardware. 0: LEXT is not ready. 1: LEXT is ready.	
Bit 0	LICKSTBLF	0x0	ro	LICK stable interrupt flag Set by hardware. 0: LICK is not ready. 1: LICK is ready.	

4.3.4 APB2 peripheral reset register (CRM_APB2RST)

Access: 0 wait state, accessible by words, half-words and bytes.

Bit	Name	Reset value	Type	Description
Bit 31: 22	Reserved	0x000	resd	Kept at its default value.
				TMR17 reset
Bit 21	Reserved	0x0	resd	0: Does not reset TMR17
				1: Reset TMR17
				TMR10 set
Bit 20	TMR10ST	0x0	rw	0: Does not reset TMR16
				1: Reset TMR16
				TMR9reset
Bit 19	TMR9ST	0x0	rw	0: Does not reset TMR15
				1: Reset TMR15
Bit 18: 15	Reserved	0x0	resd	Kept at its default value.
				USART1 reset
Bit 14	USART1RST	0x0	rw	0: Does not reset USART1
				1: Reset USART1
Bit 13	Reserved	0x0	resd	Kept at its default value.
Bit 12	Reserved	0x0	resd	Kept at its default value.
-				TMR1 reset
Bit 11	TMR1RST	0x0	rw	0: Does not reset TMR1
				1: Reset TMR1
Bit 10	Reserved	0x0	resd	Kept at its default value.
				ADC1 reset
Bit 9	ADC1RST	0x0	rw	0: Does not reset ADC1
				1: Reset ADC1
Bit 8	Reserved	0x0	resd	Kept at its default value.
				GPIOF reset
Bit 7	GPIOFRST	0x0	rw	0: Does not reset GPIOF
				1: Reset GPIOF
Bit 6	Reserved	0x0	resd	Kept at its default value.
				GPIOD reset
Bit 5	GPIODRST	0x0	rw	0: Does not reset GPIOD
				1: Reset GPIOD
				GPIOC reset
Bit 4	GPIOCRST	0x0	rw	0: Does not reset GPIOC
				1: Reset GPIOC
-				GPIOB reset
Bit 3	GPIOBRST	0x0	rw	0: Does not reset GPIOB
				1: Reset GPIOB
				GPIOA reset
Bit 2	GPIOARST	0x0	rw	0: Does not reset GPIOA
				1: Reset GPIOA
-				EXINT reset
Bit 1	EXINTRST	0x0	rw	0: Does not reset EXINT
				1: Reset EXINT
				IOMUX reset
D:: 0	IOMUXRST	0	rw	0: Does not reset IOMUX
Bit 0	IOMOVICO	U	1 44	0. B000 110t 1000t 1011107t



4.3.5 APB1 peripheral reset register1 (CRM_APB1RST)

Access: 0 wait state, accessible by words, half-words and bytes.

_
-

4.3.6 APB peripheral clock enable register (CRM_AHBEN)

Access: by words, half-words and bytes.

Bit	Name	Reset value	Type	Description	
Bit 31: 13	Reserved	0x00000	resd	Kept at its default value.	
				OTGFS1 clock enable	
D:4.40	OTOFO4EN	0.40		0: Disabled	
Bit 12	OTGFS1EN	0x0	rw	1: Enabled	
Bit 11	Reserved	0x0	resd	Kept at its default value.	
Bit 10	Reserved	0x0	resd	Kept at its default value.	
Bit 9:7	Reserved	0x0	resd	Kept at its default value.	



				CRC clock enable
Bit 6	CRCEN	0x0	rw	0: Disabled
				1: Enabled
Bit 5	Reserved	0x0	resd	Kept at its default value.
				FLASH clock enable
				This bit is used to enable Flash clock in Sleep or
Bit 4	FLASHEN	0x1	rw	Deepsleep mode.
				0: Disabled
				1: Enabled
Bit 3	Reserved	0x0	resd	Kept at its default value.
				SRAM clock enable
				This bit is used to enable SRRM clock in Sleep or
Bit 2	SRAMEN	0x1	rw	Deepsleep mode.
				0: Disabled
				1: Enabled
				DMA2 clock enable
Bit 1	DMA2EN	0x0	resd	0: Disabled
				1: Enabled
				DMA1 clock enable
Bit 0	DMA1EN	0x0	rw	0: Disabled
				1: Enabled

4.3.7 APB2 peripheral clock enable register (CRM_AHB2EN)

Bit	Name	Reset value	Type	Description
Bit 31: 22	Reserved	0x00	resd	Kept at its default value.
Bit 21	Reserved	0x00	resd	Kept at its default value.
				TMR10 clock enable
Bit 20	TMR10EN	0x0	rw	0: Disabled
				1: Enabled
				TMR9 clock enable
Bit 19	TMR9EN	0x0	rw	0: Disabled
				1: Enabled
Bit 18: 15	Reserved	0x0	resd	Kept at its default value.
				USART1 clock enable
Bit 14	USART1EN	0x0	rw	0: Disabled
				1: Enabled
Bit 13	Reserved	0x0	resd	Kept at its default value.
Bit 12	Reserved	0x0	resd	Kept at its default value.
				TMR1 clock enable
Bit 11	TMR1EN	0x0	rw	0: Disabled
				1: Enabled
Bit 10	Reserved	0x0	resd	Kept at its default value.
				ADC1 clock enable
Bit 9	ADC1EN	0x0	rw	0: Disabled
				1: Enabled
Bit 8	Reserved	0x0	resd	Kept at its default value.
				GPIOF clock enable
Bit 7	GPIOFEN	0x0	rw	0: Disabled
				1: Enabled
Bit 6	Reserved	0x0	resd	Kept at its default value.
				GPIOD clock enable
Bit 5	GPIODEN	0x0	rw	0: Disabled
				1: Enabled
				GPIOC clock enable
Bit 4	GPIOCEN	0x0	rw	0: Disabled
				1: Enabled
				GPIOB clock enable
Bit 3	GPIOBEN	0x0	rw	0: Disabled
				1: Enabled
				GPIOF clock enable
Bit 2	GPIOAEN	0x0	rw	0: Disabled
				1: Enabled
Bit 1	Reserved	0x0	resd	Kept at its default value.



				IOMUX clock enable	
Bit 0	IOMUXEN	0x0	rw	0: Disabled	
				1: Enabled	

4.3.8 APB1 peripheral clock enable register (CRM_AHB1EN)

Access: 0 wait state, accessible by words, half-words and bytes.

No-wait states in most cases. However, when accessing to peripherals on APB1, wait-states are inserted until the end of peripheral access on the APB1 bus.

Bit	Name	Reset value	Type	Description
Bit 31: 29	Reserved	0x0	resd	Kept at its default value.
				PWC clock enable
Bit 28	PWCEN	0x0	rw	0: Disabled
				1: Enabled
Bit 27	Reserved	0x0	resd	Kept at its default value.
Bit 26	Reserved	0x0	resd	Kept at its default value.
				CANS1 clock enable
Bit 25	CAN1EN	0x0	rw	0: Disabled
				1: Enabled
Bit 24: 23	Reserved	0x0	resd	Kept at its default value.
Bit 22	Reserved	0x0	resd	Kept at its default value.
				I2C1 clock enable
Bit 21	I2C1EN	0	rw	0: Disabled
				1: Enabled
				USART5 clock enable
Bit 20	USART5EN	0x0	rw	0: Disabled
				1: Enabled
Bit 19	Reserved	0x0	resd	Kept at its default value.
				USART3 clock enable
Bit 18	USART3EN	0x0	rw	0: Disabled
				1: Enabled
				USART2 clock enable
Bit 17	USART2EN	0x0	rw	0: Disabled
				1: Enabled
Bit 16: 15	Reserved	0x0	resd	Kept at its default value.
				SPI2 clock enable
Bit 14	SPI2EN	0x0	rw	0: Disabled
				1: Enabled
Bit 13: 12	Reserved	0x0	resd	Kept at its default value.
				WWDT clock enable
Bit 11	WWDTEN	0	rw	0: Disabled
				1: Enabled
Bit 10	Reserved	0x0	resd	Kept at its default value.
				CMP clock enable
Bit 9	CMPEN	0x0	rw	0: Disabled
				1: Enabled
Bit 8: 4	Reserved	0x0	resd	Kept at its default value.
				TMR5 clock enable
Bit 3	TMR5EN	0x0	rw	0: Disabled
1				1: Enabled
				TMR4 clock enable
Bit 2	TMR4EN	0x0	rw	0: Disabled
				1: Enabled
Bit 1	Reserved	0x0	resd	Kept at its default value.
				TMR2 clock enable
Bit 0	TMR2EN	0x0	rw	0: Disabled
				1: Enabled



4.3.9 Battery powered domain control register (CRM_BPDC)

Access: 0 to 3 wait states, accessible by words, half-words or bytes. Wait states are inserted in the case of consecutive accesses to this register.

Note: LEXTEN, LEXTBYPS, ERTCSEL, and ERTCEN bits of the battery powered domain control register (CRM_BPDC) are in the battery powered domain. As a result, these bits are write protected after reset, and can only be modified by setting the BPWEN bit in the power control register (PWR_CTRL). These bits could be reset only by battery powered domain reset. Any internal or external reset does not affect these bits.

Bit	Name	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value.
				Battery powered domain software reset
Bit 16	BPDRST	0x0	rw	0: Do not reset battery powered domain software
				1: Reset battery powered domain software
				ERTC clock enable
Bit 15	ERTCEN	0x0	rw	Set and cleared by software.
טונ וט	EKICEN	UXU	IW	0: Disabled
				1: Enabled
Bit 14: 10	Reserved	0x00	resd	Kept at its default value.
				ERTC clock selection
				Once the ERTC clock source is selected, it cannot be
				changed until the BPDRST bit is reset.
Bit 9: 8	ERTCSEL	0x0	rw	00: No clock
				01: LEXT
				10: LICK
				11: HEXT/128
Bit 7: 3	Reserved	0x00	resd	Kept at its default value.
				Low speed external crystal bypass
Bit 2	LEXTBYPS	0x0	rw	0: Disabled
				1: Enabled
				Low speed external oscillator stable
Bit 1	LEXTSTBL	0x0	ro	Set by hardware after the LEXT is ready.
DIL I	LEXISIBL	UXU	ro	0: LEXT is not ready.
				1: LEXT is ready.
				External low-speed oscillator enable
Bit 0	LEXTEN	0x0	rw	0: Disabled
				1: Enabled

4.3.10 Control/status register (CRM_CTRLSTS)

Reset flag can only be cleared by power reset or by setting the RSTFC bit, while others are cleared by system reset.

Access: 0 to 3 wait states, accessible by words, half-words or bytes. Wait states are inserted in the case of consecutive accesses to this register.

Bit	Name	Reset value	Type	Description
Bit 31	LPRSTF	0x0	ro	Low-power reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No low-power reset occurs 1: Low-power reset occurs
Bit 30	WWDTRSTF	0x0	ro	Window watchdogtimer reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No window watchdogtimer reset occurs 1: Window watchdogtimer reset occurs
Bit 29	WDTRSTF	0x0	ro	Watchdog timer reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No watchdog timer reset occurs 1: Watchdog timer reset occurs.
Bit 28	SWRSTF	0x0	ro	Software reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No software reset occurs 1: Software reset occurs.



Bit 27	PORRSTF	0x1	ro	POR/LVR reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No POR/LVR reset occurs 1: POR/LVR reset occurs.
Bit 26	NRSTF	0x1	rw	NRST pin reset flag Sety by hardware. Cleared by writing to the RSTFC bit. 0: No NRST pin reset occurs 1: NRST pin reset occurs
Bit 25	Reserved	0x0	resd	Kept at its default value.
Bit 24	RSTFC	0x0	rw	Reset flag clear Cleared by writing 1 through software. 0: No effect 1: Clear the reset flag.
Bit 23: 2	Reserved	0x000000	resd	Kept at its default value.
Bit 1	LICKSTBL	0x0	ro	LICK stable 0: LICK is not ready. 1: LICK is ready.
Bit 0	LICKEN	0x0	rw	LICK enable 0: Disabled 1: Enabled

4.3.11 APB peripheral reset register (CRM_APBRST)

Access: 0 wait state, accessible by words, half-words and bytes.

	riorder o train etaile, decessione by tretae, train tretae and bytee.					
Bit	Name	Reset value	Type	Description		
Bit 31:13	Reserved	0x00000	resd	Kept at its default value.		
				USB reset		
Bit 12	OTGFS1RST	0x0	rw	0: Does not reset USB		
				1: Reset USB		
Bit 11: 0	Reserved	0x000	resd	Kept at its default value.		

4.3.12 PLL configuration register (CRM_PLL)

Access: 0 wait state, by words, half-words and bytes.

Bit	Name	Reset value	Type	Description
Bit 31	PLLCFGEN	0x0	rw	PLL configuration enable 0: Common integer multiplication mode, which is done by PLL_FREF and PLLMULT registers. 1: Flexible configuration mode, which is done by PLL MS/PLL NS/PLL FR registers.
Bit 30: 2	7 Reserved	0x0	resd	Kept at its default value.
	4 PLL_FREF	0x0	rw	PLL input clock selection This field is valid only if PLLCFGEN=0. 000: 3.9 ~ 5 MHz 001: 5.2 ~ 6.25 MHz 010: 7.8125 ~ 8.33 MHz 011: 8.33 ~ 12.5 MHz 100: 15.625 ~ 20.83 MHz 101: 20.83 ~ 31.25 MHz 110: Reserved 111: Reserved
Bit 23: 1	7 Reserved	0x00	resd	Kept at its default value.
Bit 16: 8	PLL_NS	0x1F	rw	PLL multiplication factor PLL_NS range (31~500)
Bit 7: 4	PLL_MS	0x1	rw	PLL pre-division PLL_MS range (1~15)
Bit 3	Reserved	0x0	resd	Kept at its default value.
Bit 2: 0	PLL_FR	0x0	rw	PLL post-division factor PLL_FR range (0~5) 000: PLL post-division=1, divided by 1 001: PLL post-division=2, divided by 2 010: PLL post-division=4, divided by 4 011: PLL post-division=8, divided by 8 100: PLL post- division=16, divided by 16 101: PLL post- division=32, divided by 32 Others: Reserved



It should be noted the relationship between the PLL-FR values and post-division factors.

4.3.13 Additional register (CRM_MISC1)

Bit	Name	Reset value	Type	Description
Bit 31: 28	CLKOUTDIV	0x0	rw	Clock output division 0xxx: Clock output 1000: Clock output divided by 2 1001: Clock output divided by 4 1010: Clock output divided by 8 1011: Clock output divided by 16 1100: Clock output divided by 64 1101: Clock output divided by 128 1110: Clock output divided by 256 1111: Clock output divided by 512
Bit 27: 26	Reserved	0x0	resd	Kept its default value.
Bit 25	HICKDIV	0x0	rw	HICK 6 divider selection This bit is used to select HICK or HICK /6. If the HICK/6 is selected, the clock frequency is 8 MHz. Otherwise, the clock frequency is 48 MHz. 0: HICK/6 1: HICK Note: 1.When the HICK is used as PLL clock source, the HICKDIV must not change during PLL enable.
Dit 04: 04	Decembed	0.40	rood	2. In any case, HICK always input 4 MHz to PLL.
ыт 24: 21	Reserved	0x0	resd	Kept at its default value. FMC clock source
Bit 20	CLKFMC_SRC	0x0	rw	0: 8 M HICK 1: HICK
Bit 19: 17	Reserved	0x0	resd	Kept at its default value.
Bit 16	CLKOUT_SEL[3]	0x0	rw	Clock output selection This bit works with the bit [26:24] of the CRM_CFG register.
Bit 15: 8	Reserved	0x00	resd	Kept at its default value.
Bit 7: 0	HICKCAL_KEY	0x00	rw	HICK calibration key The HICKCAL [7:0] can be written only when this field is set 0x5A.

4.3.14 OTG_FS extended control register (CRM_OTG_EXTCTRL)

The application must program this register before enabling OTG FS.

Bit	Name	Reset value	Type	Description
Bit 31	EP3_RMPEN	0x0	rw	Endpoint3 remap enable 0: OTG_FS endpoint 3 remap is disabled, meaning that it is only used as an endpoint 3 to communicate with host 1: OTG_FS endpoint 3 remap is enabled, meaning that it can be used as endpoint 3 and endpoint 4 to communicate with host simultaneously.
Bit 30	USBDIV_RST	0x0	rw	USB divider reset 0: Does not reset USB divider 1: Reset USB divider
Bit 29: 0	Reserved	0x0000 0000	resd	Kept at its default value.

Note: This control register is a new feature.



4.3.15 Additional register (CRM_MISC2)

Name	Reset value	Type	Description
Reserved	0x000000	resd	Kept at its default value.
HICK_TO_SCLK	0x0	rw	HICK as system clock frequency select When the HICK is selected as the clock source SCLKSEL, the frequency of SCLK is: 0: Fixed 8 MHz, that is, HICK/6 1: 48 MHz or 8 MHz, depending on theHICKDIV
Reserved	0x0	resd	Kept at its default value.
AUTO_STEP_EN	0x0	rw	Auto step-by-step system clock switch enable When the system clock source is switched from others to the PLL or when the AHB prescaler is changed from large to small (system frequency is from small to large), it is recommended to enable the auto step-by-step system clock switch if the operational target is larger than 108 MHz,. Once it is enabled, the AHB bus is halted by hardware till the completion of the switch. During this switch period, the DMA remain working, and the interrupt events are recorded and then handled by NVIC when the AHB bus resumes. 00: Disabled 01: Reserved 10: Reserved 11: Enabled. When AHBDIV or SCLKSEL is modified, the auto step-by-step
Reserved	0x0	resd	Kept at its default value.
	Reserved HICK_TO_SCLK Reserved AUTO_STEP_EN	Reserved 0x0000000 HICK_TO_SCLK 0x0 Reserved 0x0 AUTO_STEP_EN 0x0	Reserved 0x0000000 resd HICK_TO_SCLK 0x0 rw Reserved 0x0 resd AUTO_STEP_EN 0x0 rw



5 Flash memory controller (FLASH)

5.1 FLASH introduction

Flash memory is divided into three parts: main Flash memory, information block and Flash memory registers.

- Main Flash memory is up to 256 KB
- Information block consists of 18 KB boot loader and the user system data area. The boot loader uses USART1, USART2 or OTGFS device mode for ISP programming.

Main Flash memory contains bank 1 only (256 KB), including 128 sectors, 2K per sector.

Table 5-1 Flash memory architecture(256 K)

Bank		Name	Address range	
		Sector 0	0x0800 0000 – 0x0800 07FF	
	D 14	Sector 1	0x0800 0800 – 0x0800 0FFF	
Main memory	Bank1	Sector 2	0x0800 1000 – 0x0800 17FF	
	(256 KB)			
		Sector 127	0x0803 F800 – 0x0803 FFFF	
		18 KB boot memory	0x1FFF AC00 – 0x1FFF F3FF	
Information blo	OCK	1 KB user system data	0x1FFF F800 – 0x1FFF FBFF	

User system data area

The system data will be read from the information block of Flash memory whenever a system reset occurs, and is saved in the user system data register (FLASH_USD) and erase programming protection status register (FLASH_EPPS).

Each system data occupies two bytes, where the low bytes corresponds to the contents in the system data area, and the high bytes represent the inverse code that is used to verify the correctness of the selected bit. When the high byte is not equal to the inverse code of the low byte (except when both high and low byte are all 0xFF), the system data loader will issue a system data error flag (USDERR) and the corresponding system data and their inverse codes are forced 0xFF.

Note: The update of the contents in the user system data area becomes effective only after a system reset.

Table 5-2 User system data area

Address	Bit	Description				
	[7: 0]	FAP[7: 0]: Flash memory access protection (Access protection enable/disable result is stored in the FLASH_USD[1] register and bit [26] 0xA5: Flash access protection disabled 0XCC: High-level Flash access protection enabled Others; Low-level Flash access protection enabled				
0x1FFF_F800	[15: 8]	nFAP[7: 0]: Inverse code of FAP[7: 0]				
	[23: 16]		Reserved O: Reset occurs when entering Standby mode 1: No reset occurs when entering Standby mode O: Reset occurs when entering Standby mode I: No reset occurs when entering Standby mode I: No reset occurs when entering Deepsleep mode I: No reset occurs when entering Deepsleep mode			
		Bit 0 (nWDT_ATO_EN)	0: Watchdog is enabled 1: Watchdog is disabled			
	[31: 24]	nSSB[7: 0]: Inverse code of SSB[7: 0]				
0x1FFF_F804	[7: 0]	Data0[7: 0]: User data 0 (It is stored in the FLASH_USD[17: register)				
	[15: 8]	nData0[7: 0]: Inverse code of Data0[7: 0]				



	i	Data1[7: 0]: User data 1 (It is stored in the FLASH USD[25: 18]		
	[23: 16]	register)		
	[31: 24]	nData1[7: 0]: Inverse code of Data1[7: 0]		
	[EPP0[7:0]:Flash erase/write protection byte 0 (in the FLASH_EPPS[7:		
		0])		
	[7, 0]	This field is used to protect sector 0~15 of main Flash memory. Each		
	[7: 0]	bit takes care of 2 KB sectors		
		0: Erase/write protection is enabled		
		1: Erase/write protection is disabled		
0x1FFF_F808	[15: 8]	nEPP0[7: 0]: Inverse code of EPP0[7: 0]		
		EPP1[7: 0]: Flash erase/write protection byte 1 (stored in the FLASH_EPPS[15: 8])		
	[23: 16]	This field is used to protect sector16~31 of main Flash memory. Each		
	[23. 10]	bit takes care of 2 KB sectors		
		0: Erase/write protection is enabled		
		1: Erase/write protection is disabled		
	[31: 24]	nEPP1[7: 0]: Inverse code of EPP1[7: 0]		
		EPP2[7: 0]: Flash erase/write protection byte 2 (stored in the FLASH_EPPS[23: 16])		
	[7: 0]	This field is used to protect sector 32~ 47 of main Flash memory. Each bit takes care of 2 KB sectors		
		0: Erase/write protection is enabled		
		1: Erase/write protection is disabled		
	[15: 8]	Inverse code of nEPP2[7: 0]: EPP2[7: 0]		
0x1FFF_F80C		EPP3[7:0]: Flash erase/write protection byte 3 (stored in the FLASH_EPPS[31: 24])		
		This field is used to protect sector 48~61 of main Flash memory. Each		
	[23: 16]	bit takes care of 2 KB sectors		
	[20. 10]	Bit [7] is used to protect the sector 62 and the remaining sectors, as		
		well as main Flash memory extension area.		
		0: Erase/write protection is enabled		
	[04, 04]	1: Erase/write protection is disabled		
	[31: 24]	nEPP3[7: 0]: Inverse code of EPP3[7: 0]		
0.4555 5040	[7: 0]	Data2[7: 0]: User system data 2		
0x1FFF_F810	[15: 8]	nData2[7: 0]: Inverse code of Data2[7: 0]		
-	[23: 16] [31: 24]	Data3[7: 0]: User system data 3		
	[31, 24]	nData3[7: 0]: Inverse code of Data3[7: 0]		
	[15: 8]	Data4[7: 0]: User system data 4 nData4[7: 0]: Inverse code of Data4[7: 0]		
0x1FFF_F814	[23: 16]			
	[31: 24]	Data5[7: 0]: User system data 5 nData5[7: 0]: Inverse code of Data5[7: 0]		
	1 1	indutation of the industrial o		
•••	[7: 0]	Data504[7: 0]: User system data 504		
0x1FFF_FBFC	[15: 8]	nData504[7: 0]: Inverse code of Data504[7: 0]		
	[23: 16]	Data505[7: 0]: User system data 505		
	[31: 24]	nData505[7: 0]: Inverse code of Data505[7: 0]		
	1 []	and the second s		

5.2 Flash memory operation

5.2.1 Unlock/lock

After reset, Flash memory is protected, by default. FLASH_CTRL cannot be written. Write and erase operation can be performed only when the Flash memory is unlocked.

Unlock procedure:

Flash memory block can be unlocked by writing KEY1 (0x45670123) and KEY2 (0xCDEF89AB) to the FLASH_UNLOCK register.

Note: Writing an incorrect key sequence leads to a bus error and the Flash memory is also locked until the next reset.

Lock procedure:

Flash memory block can be locked by setting the OPLK bit in the FLASH CTRL register.



5.2.2 Erase operation

Erase operation must be done before programming. Flash memory erase includes sector erase and mass erase.


Sector erase

Any sector in the Flash memory and its extension area can be erased with sector erase function independently. Below should be followed during sector erase:

- Check the OBF bit in the FLASH_STS register to confirm that there is no other programming operation in progress;
- Write the sectors to be erased in the FLASH ADDR register
- Set the SECERS and ERSTR bit in the FLASH_CTRL register to enable sector erase
- Wait until the OBF bit becomes "0" in the FLASH_STS register. Read the EPPERR bit and ODF bit in the FLASH_STS register to verify the erased result.

Note: When the boot loader code area is configured as the Flash memory extension area, performing sector-erase operation erases the entire Flash memory extension area.

Figure 5-1 Flash memory sector erase process



Bank erase

Bank erase function can erase the whole Flash memory.


The following process is recommended:

- Check the OBF bit in the FLASH_STS register to confirm that there is no other programming operation in progress;
- Set the BANKERS and ERSTR bit in the FLASH_CTRL register to enable bank erase;
- Wait until the OBF bit becomes "0" in the FLASH_STS register. Read the EPPERR bit and ODF bit in the FLASH_STS register to verify the erased result.

Note:

- 1) When the boot loader code area is configured as the Flash memory extension area, performing mass-erase operation erases automatically the entire the entire Flash memory and its extension area.
- 2) Read access during erase operation halts the CPU and waits until the completion of erase.
- 3) Internal HICK must be enabled prior to erase operation.

Figure 5-2 Flash memory mass erase process





5.2.3 Programming operation

The Flash memory can be programmed with 32 bits, 16 bits or 8 bits at a time.

The following process is recommended:

- Check the OBF bit in the FLASH_STS register to confirm that there is no other programming operation in progress;
- Set the FPRGM bit in the FLASH_CTRL register, so that the Flash memory programming instructions can be received;
- Write the data (word/half-word/byte) to be programmed to the designated address;
- Wait until the OBF bit in the FLASH_STS register becomes "0", read the EPPERR, PRGMERR and ODF bit to verify the programming result.

Note:

- 1. When the address to be written is not erased in advance, the programming operation is not executed unless the data to be written is all 0. In this case, a programming error is reported by the PRGMERR bit in the FLASH STS register.
- 2. Read operation to the Flash memory during tprogramming halts CPU and waits until the completion of programming.
- 3. Internal HICK must be enabled prior to programming.

Figure 5-3 Flash memory programming process Start Check the OBF bit in FLASH STS No OBF = 0? Yes Set the FPRGM bit = 1 in FLASH CTRL Write word/half-word/byte (32bits/16 bits/8bits) data Check the OBF bit in FLASH STS Νo OBF = 0? Yes Read EPPERR bit 、 PRGMERR bit and ODF bit in FLASH_STS End



5.2.4 Read operation

Flash memory can be accessed through AHB bus of the CPU.

5.3 Main Flash memory extension area

Bootloader code area can also be programmed as the extension area of the main Flash memory to store user-application code. When used as main Flash memory extension area, it behaves like the main Flash memory, including read, unlock, erase and programming operations.

5.4 User system data area

5.4.1 Unlock/lock

After reset, user system data area is protected, by default. Write and erase operations can be performed only after the Flash memory is unlocked before the unlock operation for the user system data area.

Unlock procedure:

Flash memory block can be unlocked by writing KEY1 (0x45670123) and KEY2 (0xCDEF89AB) to the FLASH UNLOCK register;

When KEY1 (0x45670123) and KEY2 (0xCDEF89AB) is written to the FLASH_USD_UNLOCK register, the USDULKS bit in the FLASH_CTRL register will be automatically set by hardware, indicating that it supports write/erase operation to the user system data area.

Note: Writing an incorrect key sequence leads to bus error and the Flash memory is also locked until the next reset.

Lock procedure:

User system data area is locked by clearing the USDULKS bit in the FLASH CTRL register by software.

5.4.2 Erase operation

Erase operation must be done before programming. User system data area can perform erase operation independently.

Below should be followed during erase:

- Check the OBF bit in the FLASH_STS register to confirm that there is no other programming operation in progress;
- Set the USDERS and ERSTR bit in the FLASH_CTRL register to enable erase operation;
- Wait until the OBF bit becomes "0" in the FLASH_STS register. Read the ODF bit in the FLASH STSx register to verify the erase result.

Note: Read operation to the Flash memory during programming halts CPU and waits until the completion of erase. The internal HICK must be enabled prior to erase operation.






Figure 5-4 System data area erase process


5.4.3 **Programming operation**

The User system data area can be programmed with 16 bits or 32 bits at a time.

The following process is recommended:

- Check the OBF bit in the FLASH STS register to confirm that there is no other programming operation in progress;
- Set the USDPRGM bit in the FLASH CTRL register, so that the programming instructions for the user system data area can be received;
- Write the data (half-word/word) to be programmed to the designated address;
- Wait until the OBF bit in the FLASH STS register becomes "0", read the PRGMERR and ODF bit to verify the programming result.

Note: Read operation to the Flash memory during programming halts CPU and waits until the completion of programming. The internal HICK must be enabled prior to programming operation.





5.4.4 Read operation

User system data area can be accessed through AHB bus of the CPU.

5.5 Flash memory protection

Flash memory includes access and erase/program protection.

5.5.1 Access protection

Flash memory access protection is divided into two parts: high-levela and lowe level.

Once enabled, only the Flash program is allowed to read Flash memory data. This read operation is not permitted in debug mode or by booting from non-Flash memory.

Low-level access protection

When the contents in the nFAP and FAP bytes are different from 0x5A and 0xA5, and 0x33 and 0xCC, the low-level Flash memory access protection is enabled after a system reset.

When the Flash access is protected, the user can re-erase the system data area, and unlock Flash access protection (switching from protected to unprotected state will trigger mass erase on the Flash memory automatically) by wrting 0xA5 to FAP byte, and then perform a system reset. Subsequently, the system data loader will be reloaded with system data and updated with Flash memory access protection disable state (FAP byte)

High-level access protection

When the content in the nFAP is different from 0x33, and the content in the FAP byte is not equal to 0xCC, the high-level Flash memory access protection is enabled after a system reset.

Once enabled, it cannot be unlocked, and it is not permissible for users to re-erase and write the system data area.

Note:

- 1) The main memory extension area can also be protected.
- 2) If the access protection bit is set in debug mode, then the debug mode has to be cleared by POR instead of system reset in order to resume access to Flash memory data

Table 5-3 shows Flash memory access limits when Flash access protection is enabled.

Table 5-3 Flash memory access limit

Block	Protection level							
		In debug mode or boot from SRAM and boot Boot from main Flash memory loader code area					nemory	
		Read	Write	Erase		Read	Write	Erase
Main Flash memory	Low-level protection	Not allowed		Not allowed	d ^{(1) (2)}	Accessible		
	High-level protection(4)	Not allowed			Accessible			
User system data area	Low-level protection	Not allowed Accessible			Accessible			
	High-level protection(4)		Not allowed		Not allowed ⁽³⁾	Not allow	ved	Not allowed ⁽³⁾

- (1) Main Flash memory is cleared automatically by hardware only when the access protection is disabled;
- (2) Only sector erase is forbidden, and bank erase is not affected;
- (3) The user system data area can only be cleared by hardware through the FAP HL DIS bit;
- (4) High-level Flash access protection is used to implement Flash access and protect user system data area against erroneous erase operation.

5.5.2 Erase/program protection

Erase/program protection is performed on the basis of 2 sectors.

This is used to protect the contents in the Flash memory against inadvertent operation when the program crash occurs.



Erase/program operation is not permitted under one of the following events, and the EPPERR bit is set accordingly:

- The sectors (Flash memory and its extended area) with erase/program protection enabled
- The sectors (Flash memory and its extended area) with erase/program protection enabled
- When the Flash access protection is enabled, the sector 0~1 in the main Flash memory will be protected against erase/program automatically,
- When the Flash access protection is enabled, the main Flash memory and its extended area are protected when it is in debug mode or when it is started from non-main Flash memory.

Note: For 256K Flash memory, a sector size is in terms of 2K bytes; For Flash memory smaller than 256K, its sector size is in terms of 1K bytes.

5.6 Special functions

5.6.1 Security library settings

Security library is a defined area protected by a code in the main memory. This area is only executable but cannot be read (Except for I-Code and D-code buses), written, or deleted, unless a correct code is keyed in. Security library includes instruction security library and data security library.

Advantages of security library:

Security library is protected by codes so that solution providers can program core algorithm into this area;

Security library cannot be read or deleted (including ISP/IAP/SWD) but only executed unless code defined by the solution provider is keyed in;

The rest of the area can be used for secondary development by solution providers;

Solution providers can sell core algorithm with security library function and do not have to develop full solutions for every customer.

Security library helps prevent from deliberate damage or changing terminal application codes.

Note: Security library can only be located in the main Flash memory;

Security library code must be programmed by sector, with its start address aligned with the main memory address;

Only I-Code bus is allowed to read instruction security library;

Only I-Code and D-Code bus are allowed to read the read-only area;

In an attempt of writing or deleting security library code, a warning message will be issued by WRPRTFLR =1 in the FLASH_STS register;

Executing mass erase in the main memory will not erase the security library.

By default, security library setting register is unreadable and write protected. To enable write access to this register, security library should be unlocked first, by writing 0xA35F6D24 to the SLIB_UNLOCK register, and checking the SLIB_ULKF bit in the SLIB_MISC_STS register to verify if it is unlocked successfully and then writing the programmed value into the security library setting register.

Optional CRC check for security library code is based on a sector level.

The steps to enable security library are as follows:

- Check the OBF bit in the FLASH_STS register to ensure that there is no other ongoing programming operation;
- Write 0xA35F6D24 to the SLIB_UNLOCK register to unlock security library.
- Check the SLIB ULKF bit of SLIB MISC STS register to verify that it is unlocked successfully.
- If the security library is located in Flash memory, then set the sectors to be protected (including the addresses of instruction and data areas) in the SLIB_SET_RANGE register; if the security library is located in the Flash extension area, then set the EM_SLIB_SET register
- Wait until the OBF bit becomes "0"
- Set a security libaray password in the SLIB SET PWD register
- Wait until the OBF bit becomes "0"



- Program the code to be saved in security library
- Perform system reset, and then reload security library setting words
- Read the SLIB STS0/STS1 register to verify the security library settings

Note:

It is not permissible to program the main Flash and its extended area as a security library simultaneously; Security library must be enabled before the Flash access protection is activated.

Steps to unlock security library:

- Write the previously set security library password to the SLIB PWD CLR register
- Wait until the OBF bit becomes "0"
- Perform system reset, and then reload security library setting word
- Read the SLIB STS0 register to check the security library settings

Note: Disabling the security library will automatically erase a bank of the main memory and its extension area, as well as security library setting block.

5.6.2 Bootloader code area used as Flash memory extension

There is only one chance for users to program the bootloader code area as the Flash memory extension area, which will have the same features as those of Flash memory after successful configuration as follows:

- Read the bit 0 in the SLIB_STS0 register to obtain the current mode of the bootloader code area
- Write the value 0xA35F6D24 to the SLIB_UNLOCK register to unlock the current mode of bootloader code area
- Write non-0xF to the bit [7: 0] in the BTM_MODE_SET register
- Wait until the OBF bit becomes 0
- Perform a system reset, and reload setting words
- Read the SLIB STS0 register to verify

Note: The main Flash extended are must be set before the Flash access protection is activated.

5.6.3 CRC verify

The sLib code or user code perform optional CRC check on a sector level.

CRC verify procedure as follows:

- Check the OBF bit in the FLASH_STS register to confirm that there is no other programming operation in progress;
- Program the start address of the code to be verified in the FLASH_CRC_ADDR register
- Program the code count (in terms of sectors) to be verified through bit [15:0] in the FLASH CRC CTR register
- Enable CRC verify bt setting the bit 16 of the FLASH CRC CTR register
- Wait until the OBF bit becomes 0
- Read the FLASH CRC CHKR register to verify

Note: The values of the FLASH_CRC_ADDR register must be aligned with the start address of the sector; CRC verify must not cross the main Flash memory and its extension area.



5.7 Flash memory registers

These peripheral registers must be accessed by words (32 bits).

Table 5-4 Flash memory interface—Register map and reset value

Register	Offset	Reset value
FLASH_PSR	0x00	0x0000 0030
FLASH_UNLOCK	0x04	0xXXXX XXXX
FLASH_USD_UNLOCK	0x08	0xXXXX XXXX
FLASH_STS	0x0C	0x0000 0000
FLASH_CTRL	0x10	0x0000 0080
FLASH_ADDR	0x14	0x0000 0000
FLASH_USD	0x1C	0x03FF FFFC
FLASH_EPPS	0x20	0xFFFF FFFF
SLIB_STS0	0x74	0x0000 0000
SLIB_STS1	0x78	0x0000 0000
SLIB_PWD_CLR	0x7C	0xFFFF FFFF
SLIB_MISC_STS	0x80	0x0000 0000
FLASH_CRC_ADDR	0x84	0x0000 0000
FLASH_CRC_CTRL	0x88	0x0000 0000
FLASH_CRC_CHKR	0x8C	0x0000 0000
SLIB_SET_PWD	0x160	0x0000 0000
SLIB_SET_RANGE	0x164	0x0000 0000
EM_SLIB_SET	0x168	0x0000 0000
BTM_MODE_SET	0x16C	0x0000 0000
SLIB_UNLOCK	0x170	0x0000 0000

5.7.1 Flash performance select register (FLASH_PSR)

Bit	Abbr.	Reset value	Type	Description
Bit 31: 6	Reserved	0x00000	resd	Kept at its default value.
				Prefetch enable flag
Bit 5	PFT_ENF	0x1	ro	When this bit is set, it indicates that the Flash prefetch is
				enabled
				Prefetch enable
Bit 4	PFT_EN	0x1	rw	0: Prefetch is disabled
				1: Prefetch is enabled.
				Half cycle acceleration access enable
	HFCYC_EN	0x0		0: Disabled
Bit 3			rw	1: Enabled
				This bit is used to speed up access to Flash memory when
				WTCYC=0.
				Wait states
				The wait states depends on the size of the system clock,
				and they are in terms of system clocks.
				000: Zero wait state when 0MHz <system clock≤32mhz<="" td=""></system>
D:: 0 0	M/TO)/O	0.0		001: One wait state when 32MHz <system clock≤64mhz<="" td=""></system>
Bit 2: 0	WTCYC	0x0	rw	010: Two wait states when 64MHz <system clock≤96mhz<="" td=""></system>
				011: Three wait states when 96MHz <system clock="" td="" ≤<=""></system>
				128MHz
				100: Four wait states when 128MHz <system clock="" td="" ≤<=""></system>
				150MHz



5.7.2 Flash unlock register (FLASH_UNLOCK)

Bit	Abbr.	Reset value Type	Description
			Unlock key value
Bit 31: 0	UKVAL	0xXXXX XXXX wo	This is used to unlock Flash memory bank and its extension area.

Note: All these bits are write-only, and return 0 when being read.

5.7.3 Flash user system data unlock register (FLASH_USD_UNLOCK)

Bit	Abbr.	Reset value	Type	Description
Bit 31: 0	USD_UKVAL	0xXXXXXXXX	(wo	User system data Unlock key value

Note: All these bits are write-only, and return 0 when being read.

5.7.4 Flash status register (FLASH_STS)

Bit	Abbr.	Reset value	Type	Description
Bit 31: 6	Reserved	0x0000000	resd	Kept at its default value
				Operation done flag
Bit 5	ODF	0	rw1c	This bit is set by hardware when Flash memory operations (program/erase) is completed. It is cleared by writing "1".
				Erase/program protection error
Bit 4	EPPERR	0	rw1c	This bit is set by hardware when programming the erase/program- protected Flash memory address. It is cleared by writing "1".
Bit 3	Reserved	0	resd	Kept at its default value.
				Programming error
Bit 2	PRGMERR	0	rw1c	When the programming addess is not "0xFFFF", this bit is set by hardware. It is cleared by writing "1".
Bit 1	Reserved	0	resd	Kept at its default value.
				Operation busy flag
Bit 0	OBF	0	ro	When this bit is set, it indicates that Flash memory operation is in progress. It is cleared when operation is completed.

5.7.5 Flash control register (FLASH_CTRL)

Bit	Register	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value
				High level Flash access protection disable
Bit 16	FAP_HL_DIS	0x0	rw	When this bit is set, the user system data area is automatically cleared by hardware; After a reset, it is unlocked, and low-level access protection is still present.
				.This bit is automatically cleared by hardware by writing 1 to it
Bit 15: 13	Reserved	0x0	resd	Kept its default value
			rw	Operation done flag interrupt enable
Bit 12	ODIFE	0		0: Interrupt is disabled;
				1: Interrupt is enabled.
Bit 11,8,3	Reserved	0	resd	Kept its default value
				Error interrupt enable
D:1.40	EDDIE	•		This bit enables EPPERR or PROGERR interrupt.
Bit 10	ERRIE	0	rw	0: Interrupt is disabled;
				1: Interrupt is enabled.
Bit 9	USDULKS	0	r.v.	User system data unlock success
שונ פ	USDULKS	U	rw	This bit is set by hardware when the user system data is



				unlocked properly, indicating that erase/program operation to the user system data is allowed. This bit is cleared by writing "0", which will re-lock the user system data area.
				Operation lock This bit is set by default, indicating that Flash memory is
Bit 7	OPLK	1	rw	protected against operations. This bit is cleared by hardware after unlock, indicating that erase/program operation to Flash memory is allowed. Writing "1" can relock Flash memory operations.
				Erase start
Bit 6	ERSTR	0	rw	An erase operation is triggered when this bit is set. This bit is cleared by hardware after the completion of the erase operation.
D:: 5	HODEDO			User system data erase
Bit 5	USDERS	0	rw	It indicates the user system data erase.
				User system data program
Bit 4	USDPRGM	0	rw	It indicates the user system data program.
D'' 0	DLLEDO	•		Bank erase
Bit 3	BLKERS	0	rw	It indicates bank erase operation.
D.: 0	DANKEDO	•		Bank erase
Bit 2	BANKERS	0	rw	It indicates bank erase operation.
	OFOFDO	0		Sector erase
Bit 1	SECERS	0	rw	It indicates sector erase operation.
D:4 0	EDDOM	0		Flash program
Bit 0	FPRGM	0	rw	It indicates Flash program operation.

5.7.6 Flash address register (FLASH_ADDR)

Bit	Register	Reset value	Type	Description
Bit 31: 0	FA	0x0000 0000	wo	Flash address Select the address of the bank/sector to be erased

5.7.7 User system data register (FLASH_USD)

Bit	Register	Reset value	Type	Description
Bit 31: 27	Reserved	0x00	resd	Kept at its default value
				Flash access protection high level
				The status of the Flash access protection is determined by bit 26 and bit 1.
D:: 00	EAD			00: Flash access protection disabled, and FAP=0xA5
Bit 26	FAP_HL	0	ro	01: Low-level Flash access protection enabled, and FAP=non-oxCC nad 0xA5.
				10: Resreved
				11: High-level Flash access protection, and FAP=0xCC
Bit 25: 18	USER_D1	0xFF	ro	User data 1
Bit 17: 10	USER_D0	0xFF	ro	User data 0
				System setting byte
			ro	Includes the system setting bytes in the loaded user system data area
Bit 9: 2	SSB	0xFF		Bit 9: 5: Unused
				Bit 4: nSTDBY_RST
				Bit 3: nDEPSLP_RST
				Bit 2: nWDT_ATO_EN
				Flash access protection
Bit 1	FAP	0	ro	Access to Flash memory is not allowed when this bit is set.
D:+ 0	HODEDD	0		User system data error
Bit 0	USDERR	0	ro	When this bit is set, it indicates that certain byte does not



match its inverse code in the user system data area. At this point, this byte and its inverse code will be forced to0xFF when being read.

5.7.8 Erase/program protection status register (FLASH_EPPS)

Bit	Register	Reset value	Type	Description
•				Erase/Program protection status
Bit 31: 0	EPPS	0xFFFF FFFF	ro	This register reflects the erase/program protection byte status in the loaded user system data.

5.7.9 Flash security library status register0 (SLIB_STS0)

For Flash memory security library only.

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value
				Extension memory sLib data start sector
				0000000: Invalid sector
				0000001: Sector 1
				0000010: Sector 2
				•••
Bit 23: 16	EM_SLIB_DAT_SS	0x00	ro	00001000: Sector 8 (the last sector of 256KB main Flash memory)
				•••
				00010001: Sector 17 (the last sector of 64KB and 128 KB
				main Flash memory) `
				11111111: No data sLib
Bit 15: 4	Reserved	0x000	resd	Kept at its default value
				SLIB_ENF: sLib enable flag
Bit 3	CLID ENE	0	ro	When this bit is set, it indicates that the main Flash
Dit 3	SLIB_ENF	U	ro	memory is partially or completely (depending on the setting of SLIB_STS1) used as security library code.
				Extension memory sLib enable flag
Bit 2	EM_SLIB_ENF	0	ro	When this bit is set, it indicates that the bootloader code
DIL Z	EM_OLID_EMF	U	ro	area is used as the Flash extension area (BTM_AP_ENF
				is set), and stores security library code.
Bit 1	Reserved	0	resd	Kept at its default value
				Boot memory store application code enabled flag
				When this bit is set, it indicates that the bootloader memory
Bit 0	BTM_AP_ENF	0	ro	can be used as main Flash extension area to store user
				application code; otherwise, it is only used for system boot code code.

5.7.10 Flash security library status register1 (SLIB_STS1)

For Flash memory security library only.

Bit	Register	Reset value	Type	Description
				Security library end sector
				000000000: Sector 0
				000000001: Sector 1
Bit 31: 22 SLIB_ES				000000010: Sector 2
	01.15. 50	0.055		
	SLIB_ES	0x3FF	ro	0000111111: Sector 63 (the last sector of 64KB main Flash memory)
				0001111111: Sector 127 (the last sector of 256KB and 128KB main Flash memory)
				Security library instruction start sector 00000000000: Invalid sector
				0000000000: invalid sector 00000000001: Sector 1
Bit 21: 11	SLIB_DAT_SS	0x000	ro	
		CACCC		0000000010: Sector 2
				•••
				00000111111: Sector 63 (the last sector of 64KB main



				Flash memory)
				•••
				00001111111: Sector 127 (the last sector of 256KB and 128KB main Flash memory)
				11111111111: No data sLib
				Security library start sector 0000000000: Sector 0
				0000000001: Sector 1
				0000000010: Sector 2
Dit 10: 0	CLID CC	0,,000		
Bit 10: 0	SLIB_SS	0x000	ro	00000111111: Sector 63 (the last sector of 64KB main Flash memory)
				00001111111: Sector 127 (the last sector of 256KB and 128KB main Flash memory)

5.7.11 Security library password clear register (SLIB_PWD_CLR)

For Flash memory security library only.

Bit	Register	Reset value	Type	Description
Bit 31: 0				Security library password clear value
	SLIB_PCLR_VAL	0x0000 0000	WO	This register is used to key in a correct sLib password in order to unlock sLib function.
	OLID_I OLI_VAL			The write status of this register is indicated by bit 0 and bit 1 of the SLIB_MISC_STS register.

5.7.12 Security library additional status register (SLIB_MISC_STS)

For Flash memory security library only.

Bit	Register	Reset value	Type	Description
Bit 31:3	Reserved	0x0000000	resd	Kept at its default value
				Security library unlock flag
Bit 2	SLIB_ULKF	0	ro	When this bit is set, it indicates that sLib-related setting registers can be configured.
Bit 1	SLIB_PWD_OK	0	ro	Security library password ok
			ro	This bit is set by hardware when the password is correct.
	SLIB PWD ERR	0		Security library password error
Bit 0			ro	This bit is set by hardware when the password is incorrect and the setting value of the password clear register is different from 0xFFFF FFFF.
				Note: When this bit is set, the hardware will no longer agree to re-program the password clear register until the next reset.

5.7.13 Flash CRC address register (FLASH_CRC_ARR)

For main Flash memory and its extension area only.

Bit	Register	Reset value	Туре	Description
				CRC address
Bit 31:0	CRC_ADDR	0x0000 0000	WO	This register is used to select a start address of the sector to be CRC checked

Note: All these bits are write-only, and return no response when being read.



5.7.14 Flash CRC control register (FLASH_CRC_CTRL)

For main Flash memory and its extension area only.

Bit	Register	Reset value	Type	Description
Bit 31:17	Reserved	0x0000	resd	Kept at its default value.
Bit 16	CRC_STRT	0x0	W0	CRC start This bit is used to enable CRC check for user code or sLib code. It is automatically cleared after enabling CRC by hardware.
				Note: CRC data ranges from CRC_ADDR to CRC_ADDR+CRC_SN*1 CRC sector number
Bit 15: 0	CRC_SN	0x0000	WO	This bit defines the sector to be CRC checked.

5.7.15 Flash CRC check result register (FLASH_CRC_CHKR)

For Flash memory and its extension area only.

Bit	Register	Reset value	Type	Description
Bit 31: 0	CRC_CHKR	0x0000 0000	ro	CRC check result

Note: All these bits are write-only, and return no response when being read.

5.7.16 Security library password setting register (SLIB_SET_PWD)

For Flash security library password setting only.

Bit	Register	Reset value	Type	Description
				sLib password setting value
Bit 31: 0	SLIB_PSET_VAL	0x0000 0000	ro	Note: This register can be written only after sLib is unlocked. It is used to set a password of sLib. Writing 0xFFFF_FFFF or 0x0000_0000 has no effect.

Note: All these bits are write-only, and return 0 when being read.

5.7.17 Security library address setting register (SLIB_SET_RANGE)

For Flash security library address setting only.

Bit	Register	Reset value	Type	Description
				Security library end sector setting
				Theses bits are used to set the security library end sector. 0000000000: Sector 0
				000000001: Sector 1
				000000010: Sector 2
Bit 31: 22	SLIB ES SET	0x000	wo	0000111111: Sector 63 (the last sector of 64KB main Flash memory)
				0000111111: Sector 63 (the last sector of 64KB main Flash memory)
				0001111111: Sector 127 (the last sector of 256KB and 128KB main Flash memory)
-				Security library instruction start sector setting
Bit 21: 11	SLIB_ISS_SET	0x000	WO	These bits are used to set the security library instrunction start sector. 00000000000: Invalid sector. Setting this will cause security library to fail to be enabled 00000000001: Sector1 00000000010: Sector 2



				00000111111: Sector 63 (the last sector of 64KB main Flash memory)···
				00001111111: Sector 127 (the last sector of 256KB and 128KB main Flash memory)
				1111111111: No data sLib
				Security library start sector setting
				These bits are used to set the security library start sector. 00000000000: Sector 0
				0000000001: Sector 1
				0000000010: Sector 2
Bit 10: 0	SLIB_SS_SET	0x000	wo	
				00000111111: Sector 63 (the last sector of 64KB main Flash memory)····
				00001111111: Sector 127(the last sector of 256KB and 128KB main Flash memory)

Note:

All these bits are write-only, and return 0 when being read.

This register can be written only after unlocking security library lock.

Being out of the Flash address range is an invalid setting.

5.7.18 Flash extension memory security library setting register (EM_SLIB_SET)

For Flash extension area only.

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value
				Extension memory sLib instruction start sector
				This is used to define the start sector address of security library data area.
				00000000: Invalid sector. (unable to enable security library)
				00000001: Sector 1
				00000010: Sector 2
Bit 23: 16	EM_SLIB_ISS_SET	0x000	wo	00001000: Sector 8 (the last sector of 256 KB Flash memory)
				00010001: Sector 17 (the last sector of 64KB and 128KB Flash memory)
				11111111: No security library data area
				Others: Invalid
				Note: When it is set to 0xFF, it indicates that the Flash memory extension area from sector 0 to 17 is the security library, and the entire security library is used as instruction area.
				Extension memory sLib setting
Bit 15: 0	EM_SLIB_SET	0x000	WO	Extension memory is configured as security library by wrtting 0x5AA5.

Note: All these bits are write-only, and return no response when being read.



5.7.19 Boot mode setting register (BTM_MODE_SET)

For boot loader code area only.

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
				Boot memory mode setting
				0Xff: Bootloader code area serves as a system area that stores system boot code
Bit 7: 0	BTM_MODE_SET	0x00	WO	Others: Bootloader code area serves a Flash extension area that stores application code
				Note:This register can be set only when Flash access protection is disabled.

Note: All these bits are write-only, and return no response when being read.

5.7.20 Security library unlock register (FLASH_UNLOCK)

For security libaray register unlock only.

Bit	Register	Reset value	Type	Description
Bit 31: 0	SLIB_UKVAL	0x0000 0000	wo	Security library unlock key value Fixed key value is 0xA35F_6D24, used for security library setting register unlock

Note: All these bits are write-only, and return 0 when being read.



General-purpose I/Os (GPIOs) 6

6.1 Introduction

AT32WB415 series supports up to 28 bidirectional I/O pins. Each of these pins features communication, control and data collection.

- Supports general-purpose I/O (GPIO) or multiplexed function I/O (IOMUX)
- Each pin can be configured by software as floating input, pull-up/pull-down input, analog input/output, push-pull/open-drain output, multiplexed push-pull/open-drain output
- Each pin's output drive capability is configureable by software
- Each pin can be configured as external interrupt input
- Each pin can be locked

6.2 Functional overview

6.2,1 **GPIO** structure

Each of the GPIO pins can be configured by software as four input modes (floating, pull-up/pull-down and analog input) and four output modes (open-drain, push-pull, alternate function push-pull/open-drain output)

Each I/O port bit can be programmed freely. However, I/O port registers must be accessed by words (32 bits).

Figure 6-1 GPIO basic structure Single IO analog input/output Analog module output enable **ESD** protect AHB bus 3PIO controller output data Ю push/pull strength control input enable input data SMT trigger

6.2.2 **GPIO** reset status

After power-on or system reset, all pins are configured as floating input mode.

6.2.3 General-purpose input configuration

Mode	IOFC	HDRV	IOMC[1]	IOMC[0]	ODT register
Floating input	01				Unused
Pull-down input	4.0		000		0
Pull-up input	10				1

When I/O port is configured as input:

- Get I/O states by reading the input data register.
- Floating input, pull-up/pull-down input is configurable
- Schmitt-trigger input is activated.
- Output is disabled.

Note: In floating input mode, it is recommended to set the unused pins as analog input mode in order to avoid leakage caused by interference from unused pins in a complex environment.

6.2.4 Analog input/output configuration

Mode	IOFC	HDRV	IOMC[1]	IOMC[0]	ODT register
Analog input/output	00		000		Unused

When I/O port is configured as analog input:

- Schmitt-trigger input is disabled.
- Digital input/output is disabled.
- Without any pull-up/pull-down resistor.

6.2.5 General-purpose output configuration

Mode	IOFC	HDRV	IOMC[1]	IOMC[0]	ODT register
Push-Pull	00	001: Output mode, la 010: Output mode, n	0 or 1		
Open-Drain	01	O11: Output mode, n 1xx: Output mode, N	0 or 1		

When I/O port is configured as output:

- Schmitt-trigger input is enabled
- Output through output register
- Pull-up/pull-down resistors are disabled
- In open-drain mode, forced output 0, and use external pull-up resistor to output 1
- In push-pull mode, output register is used to output 0/1
- Multiplexed output is enabled when CONF=10 or 11, see section IOMUX for details.

6.2.6 GPIO port protection

Locking mechanism can freeze the I/O configuration for the purpose of protection. When LOCK is applied to a port bit, its configuration cannot be modified until the next reset or power on.

6.3 GPIO registers

Table 6-1 lists GPIO register map and their reset values. These peripheral registers must be accessed by words (32 bits).

Table 6-1 GPIO register map and reset values

Register	Offset	Reset value
GPIOx_CFGLR	0x00	0x4444 4444
GPIOx_CFGHR	0x04	0x4444 4444
GPIOx_IDT	0x08	0x0000 XXXX

Register	Offset	Reset value
GPIOx_ODT	0x0C	0x0000 0000
GPIOx_SCR	0x10	0x0000 0000
GPIOx_CLR	0x14	0x0000 0000
GPIOx_WPR	0x18	0x0000 0000

6.3.1 GPIO configuration register low (GPIOx_CFGLR) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 30 Bit 27: 26 Bit 23: 22 Bit 19: 18 Bit 15: 14 Bit 11: 10 Bit 7: 6 Bit 3: 2	IOFCy	0x1	rw	GPIOx function configuration (y=0~7) As input (IOMCy[1: 0]=00): 00: Analog 01: Floating (after reset) 10: Pull-down or pull-up 11: Reserved As ouput (IOMCy[1: 0]!=00): 00: General-purpose push-pull 01: General-purpose open drain 10: Multiplexed push-pull 11: Multiplexed open drain
Bit 29: 28 Bit 25: 24 Bit 21: 20 Bit 17: 16 Bit 13: 12 Bit 9: 8 Bit 5: 4 Bit 1: 0	IOMCy	0x0	rw	GPIOx mode configuration (y=0~7) 00: Input mode (after reset) 01: Output mode, large sourcing/sinking strength 10: Output mode, normal sourcing/sinking strength 11: Output mode, maximum sourcing/sinking strength

Note: Some port registers have different reset values.

6.3.2 GPIO configuration register high (GPIOx_CFGHR) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 30 Bit 27: 26 Bit 23: 22 Bit 19: 18 Bit 15: 14 Bit 11: 10 Bit 7: 6 Bit 3: 2	IOFCy	0x1	rw	GPIOx function configuration (y=8~15) As input (IOMCy[1: 0]=00): 00: Analog 01: Floating (after reset) 10: Pull-down or pull-up 11: Reserved As ouput (IOMCy[1: 0]!=00): 00: General-purpose push-pull 01: General-purpose open drain 10: Multiplexed push-pull 11: Multiplexed open drain
Bit 29: 28 Bit 25: 24 Bit 21: 20 Bit 17: 16 Bit 13: 12 Bit 9: 8 Bit 5: 4 Bit 1: 0	IOMCy	0x0	rw	GPIOx mode configuration (y=8~15) 00: Input mode (after reset) 01: Output mode, large sourcing/sinking strength 10: Output mode, normal sourcing/sinking strength 11: Output mode, maximum sourcing/sinking strength

Note: Some port registers have different reset values.

6.3.3 GPIO input register (GPIOx_IDT) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Always 0.
Bit 15: 0	IDT	0xXXXX	ro	GPIOx input data Indicates the input status of I/O port. Each bit corresponds to an I/O.



6.3.4 GPIO output register (GPIOx_ODT) (x= A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Always 0.
				GPIOx output data
				Each bit represents an I/O port.
				As output: it indicates the output status of I/O port.
				0: Low
Bit 15: 0	ODT	0x0000	rw	1: High
				As input: it indicates the pull-up/pull-down status of I/O
				port.
				0: Pull-down
				1: Pull-up

6.3.5 GPIO set/clear register (GPIOx_SCR) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 16	IOCB	0x0000	wo	GPIOx clear bit The corresponding ODT register bit is cleared by writing "1" to these bits. Otherwise, the corresponding ODT register bit remains unchanged, which acts as ODT register bit operations. 0: No action to the correspoinding ODT bits 1: Clear the correspoinding ODT bits
Bit 15: 0	IOSB	0x0000	wo	GPIOx set bit The corresponding ODT register bit is set by writing "1" to these bits. Otherwise, the corresponding ODT register bit remains unchanged, which acts as ODT register bit operations. 0: No action to the correspoinding ODT bits 1: Set the corresponding ODT bits

6.3.6 GPIO bit clear register (GPIOx_CLR) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				GPIOx clear bit
				The corresponding ODT register bit is cleared by writing
				"1" to these bits. Otherwise, the corresponding ODT
Bit 15: 0	IOCB	0x0000	WO	register bit remains unchanged, which acts as ODT
				register bit operations.
				0: No action to the correspoinding ODT bits
				1: Clear the correspoinding ODT bits

6.3.7 GPIO write protection register (GPIOx_WPR) (x=A...F)

Bit	Register	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value.
Bit 16	WPSEQ	0x0	rw	Write protect sequence Write protect enable sequence bit and WPEN bit must be enabled at the same time to achieve write protection for some I/O bits. Write protect enable bit is executed four times in the order below: write "1" -> write "0" -> write "1" -> read. Note that the value of WPEN bit cannot be modified during this period.
Bit 15: 0	WPEN	0x0000	rw	Write protect enable Each bit corresponds to an I/O port. 0: No effect. 1: Write protect



7 Multiplexed function I/Os (IOMUX)

7.1 Introduction

AT32WB415 series support up to 28 bi-directional I/O pins. Each of the I/O pins feature communication, control and data collection. In addition, their main features also include:

- Supports general-purpose I/O (GPIO) or multiplexed I/O (IOMUX), which will be detailed in this chapter.
- Can be configured as multiplexed function input/output by setting GPIOx_CFGLR or GPIOx CFGHR register
- Most pins support output mapping for several peripherals. Select different peripheral input/output through IOMUX register
- Supports external interrupts

7.2 Functional overview

7.2.1 IOMUX structure


As multiplexed function input, the I/O port should be configured as input modes (floating, pull-up and pull-down input).

To enable multiplexed function output, the port must be configured as multiplexed function output mode (push-pull or open-drain) by setting GPIOx_CFGLR or GPIOx_CFGHR register. In this case, the pin is disconnected from GPIO controller, and controlled by IOMUX controller, instead.

To achieve bidirectional multiplexed function, the port needs to be configured as multiplexed function output modes (push-pull or open-drain), controlled by IOMUX controller.

In MUX output mode, it is possible that an I/O pin is used as an output for several peripherals. Select the required multiplexed function output through IOMUX registers. However, when a pin is programmed as MUX IO without activating the corresponding peripheral, its output will not specified.

Figure 7-1 Basic structure of IOMUX basic structure





7.2.2 MUX Input configuration

When I/O ports are configured as multiplexed function input:

- Get I/O pin state by reading input data registers
- The pin be configured as floating input, pull-up or pull-down input
- Schmitt-trigger input is activated.
- Pin output is disabled.

Table 7-1 IOMUX input configuration

Mode	IOFC	HDRV	IOMC[1]	IOMC[0]	ODT register
Floating input	01				Unused
Pull-down input	4.0		0		
Pull-up input	10				1

7.2.3 MUX output or bidirectional MUX configuration

When an I/O port is configured as MUX output or a bidirectional MUX:

- I/O pin output depends on the peripherals.
- Schmitt-trigger input is activated.
- Pull-up/pull-down resistor is disabled.
- If the I/O pin is set as several MUX outputs by mistake, the pin output depends on map priority, refer to next section for details.
- In open-drain mode, get an I/O port state by reading input data register
- In push-pull mode, get an I/O port state by reading input data register

The MUX functions of some peripherals can be remapped to different pins. Therefore, it is necessary to select the number of the desired peripheral IOMUX functions in different packages. Pin mapping is achieved by setting the IOMUX_REMAP and IOMUX_REMAPx registers.

Table 7- 1 IOMUX output configuration

Mode	IOFC	HDRV	IOMC[1]	IOMC[0]
Push-Pull	10	001: Output mode,	large sourcing/sink	king strength
		010: Output mode,	normal sourcing/si	nking strength
Open-Drain	11	011: Output mode, i	normal sourcing/si	nking strength
	į.	1xx: Output mode, ı	maximum sourcing	ı/sinking strength

Note: For MUX function output or bidirectional MUX function, IOMC[1: 0] > 00 must be met.

7.2.4 Peripheral MUX function configuration

When IOMUX function is used:

- To use a peripheral pin in MUX output, it is configured as multiplexed push-pull/open-drain output.
- To use a peripheral pin in MUX input, it is configured as floating input/pull-up/pull-down input.
- For ADC peripherals, the pins of analog channels should be configured as analog input/output mode.
- For I2C peripherals that intend to use pins as bidirectional functions, open-drain mode is required.

7.2.5 **IOMUX** map priority

When several peripheral MUX functions are mapped to the same pin, the priorirty below should be respected:

- Hardware preemption
- Non-timer peripherals has priority over timer peripherals
- No priority applied among several non-timer peripherals, MUX function is overlapped to the same pin

7.2.5.1 Hardware preemption

Certain pins are occupied by specific hardware functions regardless of the GPIO configuration.

Table 7- 2 Hardware preemption

Pin	Enable bit	Description	
PA0	PWC_CTRLSTS[8] =1	Once enabled, PA0 pin acts as WKUP function of PWC.	
PA11	CRM_APB1EN[23]=1	Once enabled, PA11 pin acts as USB_DM channel.	
PA12	CRM_APB1EN[23]=1	Once enabled, PA12 pin acts as USB_DP channel.	
	CRM_APB1EN[27]=1&		
D040	(BPR_CTRL[0]=1		
PC13	BPR_RTCCAL[8]=1	Once enabled, PC13 pin acts as RTC channel.	
	BPR_RTCCAL[7]=1)		
PC14	CRM_BPDC[0]=1	Once enabled, PC14 pin acts as LEXT channel.	
PC15	CRM_BPDC[0]=1	Once enabled, PC15 pin acts as LEXT channel.	

7.2.5.2 Debug port priority

The programmed debug pins will remain its state during device debugging, regardless of their GPIO register configuration. By doing this, can the debug port be free from disturbance imposed by other peripherals.

To utilize more pins during this period, the above-mentioned remap configuration can be changed by setting the SWJTAG_MUX [2:0] bit in the IOMUX_REMAP register and SWJTAG_GMUX [2:0] bit in the IOMUX_REMAP7 register.

Table 7-3 Debug port map

Table 7 9 Debug pe	<u> </u>	шар								
SWJTAG_MUX [2: 0] or		SWJI/O pin allocation								
SWJTAG_MOX [2: 0]		PA13/JTMS/ SWDIO	PA14/JTCK/ SWCLK	PA15/JTDI	PB3/JTDO/ TRACESWO	PB4/NJTRST				
000	V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V					
001		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	х					
010		$\sqrt{}$	Х	Х	х					
100	х	х	Х	Х	х					
Others	_	-	-	-	-					

Note: $\sqrt{\text{indicates that this pin is forcibly allocated to debug port, while x indicates that this pin can be released to other peripherals.}$

7.2.5.3 Other peripheral output priority

For other peripherals, their output priority are as follows:

- Non-timer peripherals have priority over timers. In other words, when other peripherals and timers
 are mapped to the same pin at the same time, the timer can not be output.
- When multiple non-timer peripherals are mapped to the same pin, their output are overlapped to this pin.

7.2.6 External interrupt/wake-up lines

Each pin can be used as an external interrupt input. The corresponding pin should be configured as input mode.



7.3 IOMUX registers

Table 7-5 shows IOMUX register map and their reset values, These peripheral registers must be accessed by words (32 bits).

Note: MCU PA9, PA10, PA15, PB0, PB1, PB3~5, PB10~12, PC0~11, PD2, PF4~7 are disconnected. It is recommended to configure all these pins as low level output to strengthen anti-interference capability and avoid extra current leakage, and the corresponding IOMUX remap is disabled.

Table 7- 4 IOMUX register map and reset value

Register	Offset	Reset value		
IOMUX_EVTOUT	0x00	0x0000 0000		
IOMUX_REMAP	0x04	0x0000 0000		
IOMUX_EXINTC1	0x08	0x0000		
IOMUX_EXINTC2	0x0C	0x0000		
IOMUX_EXINTC3	0x10	0x0000		
IOMUX_EXINTC4	0x14	0x0000		
IOMUX_REMAP2	0x1C	0x0000 0000		
OMUX_REMAP3 0x20		0x0000 0000		
IOMUX_REMAP4	0x24	0x0000 0000		
IOMUX_REMAP5	0x28	0x0000 0000		
IOMUX_REMAP6	0x2C	0x0000 0000		
IOMUX_REMAP7 0x30		0x0000 0000		
IOMUX_REMAP8	0x34	0x0000 0000		

Note: IOMUX clock must be enabled before read/write access to IOMUX_EVCOUT, IOMUX_REMAPX and IOMUX_EXINTx registers.

7.3.1 Event output control register (IOMUX_EVTOUT)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
				Event output enable
Bit 7	EVOEN	0x0	rw	Once enabled, the TXEV signal of $Cortex^{\otimes}$ -M is directed to the allocated I/O port.
				Selection IO port
				Select the GPIO port for EVENTOUT signal output:
				000: GPIOA
Bit 6: 4 SELPOR	SELPORT	RT 0x0	rw	001: GPIOB
				010: GPIOC
				011: GPIOD
				101: GPIOF
				Selection IO pin (x=AE)
				Select the I/O pin of GPIOx for EVENTOUT output:
				0000: Pin 0 0001: Pin 1
				0010: Pin 2 0011: Pin 3
D:1 0 0	OEL DIN	0.0		0100: Pin 4 0101: Pin 5
Bit 3: 0	SELPIN	0x0	rw	0110: Pin 6 0111: Pin 7
				1000: Pin 8 1001: Pin 9
				1010: Pin 10 1011: Pin 11
				1100: Pin 12 1101: Pin 13
				1110: Pin 14 1111: Pin 15



7.3.2 IOMUX remap register (IOMUX_REMAP)

ΓGA-related I/Os as
VJTAG pins cannot
ST is disabled. PB4
led. PA15/PB3/PB4
SWJTAG pins can
rsion mutiplexing
ADC1 ordinary
nversion is
nversion
version multiplexing
I trigger input for
ted conversion is
-
el 4.
CK. LICK can be
d CAN_RX.
2 and CH4/PA3
A2 and CH4/PA3
10 and CH4/PB11
310 and CH4/PB11
d CH3/PA10
CH2C/PB14,



				01: EXT/PA12, CH1/PA8, CH2/PA9, CH3/PA10,
				CH4/PA11, BRK/PA6, CH1C/PA7, CH2C/PB0, CH3C/PB1
				10: Unused
				11: Unused
				USART3 IO multiplexing
				Select IO multiplexing for USART3.
			rw	00: TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14
Bit 5: 4	USART3_MUX	0x0		01: TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14
				10: TX/PA7, RX/PA6, CK/PA5, CTS/PB1, RTS/PB0
				11: Unused
Bit 3	Reserved	0x0	resd	Kept at its default value.
				USART1 IO multiplexing
D:: 0	LICARTA MUNA			Select USART1 IO multiplexing
Bit 2	USART1_MUX	0x0	rw	0: TX/PA9, RX/PA10
				1: TX/PB6, RX/PB7
				I2C1 IO multiplexing
Bit 1	1004 141114	0.0		Select I2C1 IO multiplexing.
	I2C1_MUX	0x0	rw	0: SCL/PB6, SDA/PB7 SMBA/PB5
				1: SCL/PB8, SDA/PB9 SMBA/PB5
Bit 0	Reserved	0x0	resd	Kept at its default value.

7.3.3 IOMUX external interrupt configuration register1 (IOMUX_EXINTC1)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				EXINT3 input source configuration
				Select the input source for EXINT3 external interrupt.
				0000: GPIOA pin3
D:: 45 40	EVINTO	0.0000		0001: GPIOB pin3
Bit 15: 12	EXINT3	0x0000	rw	0010: GPIOC pin3
				0011: GPIOD pin3
				0100: GPIOF pin3
				Others: Reserved.
				EXINT2 input source configuration
				Select the input source for EXINT2 external interrupt.
		0x0000	rw	0000: GPIOA pin2
D:: 44 0	EXINT2			0001: GPIOB pin2
Bit 11: 8				0010: GPIOC pin2
				0011: GPIOD pin2
				0100: GPIOF pin2
				Others: Reserved.
				EXINT1 input source configuration
				Select the input source for EXINT1 external interrupt.
				0000: GPIOA pin1
D:1 7 4	EVINIT4	0.0000		0001: GPIOB pin1
Bit 7: 4	EXINT1	0x0000	rw	0010: GPIOC pin1
				0011: GPIOD pin1
				0100: GPIOF pin1
				Others: Reserved.
				EXINT0 input source configuration
D# 0. 0	EVINTO	00000		Select the input source for EXINT0 external interrupt.
Bit 3: 0	EXINT0	0x0000	rw	0000: GPIOA pin0
				0001: GPIOB pin0



0010: GPIOC pin0 0011: GPIOD pin0 0100: GPIOF pin0 Others: Reserved.

7.3.4 IOMUX external interrupt configuration register2 (IOMUX_EXINTC2)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				EXINT7 input source configuration
				Select the input source for EXINT7 external interrupt.
				0000: GPIOA pin7
D# 45, 40	EVINIT7	0,,000		0001: GPIOB pin7
Bit 15: 12	EXINT7	0x0000	rw	0010: GPIOC pin7
				0011: GPIOD pin7
				0100: GPIOF pin7
				Others: Reserved.
				EXINT6 input source configuration
				Select the input source for EXINT6 external interrupt.
				0000: GPIOA pin6
D:: 44 0	EVINITO	0.0000		0001: GPIOB pin6
Bit 11: 8	EXINT6	0x0000	rw	0010: GPIOC pin6
				0011: GPIOD pin6
				0100: GPIOF pin6
				Others: Reserved.
				EXINT5 input source configuration
				Select the input source for EXINT5 external interrupt.
				0000: GPIOA pin5
D:: 7 4	EVANTE.	0.000		0001: GPIOB pin5
Bit 7: 4	EXINT5	0x0000	rw	0010: GPIOC pin5
				0011: GPIOD pin5
				0100: GPIOF pin5
				Others: Reserved.
•				EXINT4 input source configuration
				Select the input source for EXINT4 external interrupt.
				0000: GPIOA pin4
				0001: GPIOB pin4
Bit 3: 0	EXINT4	0x0000	rw	0010: GPIOC pin4
				0011: GPIOD pin4
				0100: GPIOF pin4
				Others: Reserved.

2023.08.02 Page 93 Rev 2.03



7.3.5 IOMUX external interrupt configuration register3 (IOMUX_EXINTC3)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				EXINT11 input source configuration
				Select the input source for EXINT11 external interrupt.
				0000: GPIOA pin11
D:: 45, 40	EVINIT44	00000		0001: GPIOB pin11
Bit 15: 12 EXINT11	EXINT11	0x0000	rw	0010: GPIOC pin11
				0011: GPIOD pin11
				0100: GPIOF pin11
				Others: Reserved.
				EXINT10 input source configuration
				Select the input source for EXINT10 external interrupt.
				0000: GPIOA pin10
				0001: GPIOB pin10
Bit 11: 8 EX	EXINT10	0x0000	rw	0010: GPIOC pin10
				0011: GPIOD pin10
				0100: GPIOF pin10
				Others: Reserved.
				EXINT9 input source configuration
				Select the input source for EXINT9 external interrupt.
				0000: GPIOA pin9
				0001: GPIOB pin9
Bit 7: 4	EXINT9	0x0000	rw	0010: GPIOC pin9
				0011: GPIOD pin9
				0100: GPIOF pin9
				Others: Reserved.
				EXINT8 input source configuration
				Select the input source for EXINT8 external interrupt.
				0000: GPIOA pin8
				0001: GPIOB pin8
3it 3: 0	EXINT8	0x0000	rw	0010: GPIOC pin8
				0011: GPIOD pin8
				0100: GPIOF pin8
				Others: Reserved.

2023.08.02 Page 94 Rev 2.03





7.3.6 IOMUX external interrupt configuration register4 (IOMUX_EXINTC4)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				EXINT15 input source configuration
				Select the input source for EXINT15 external interrupt.
				0000: GPIOA pin15
D:: 45 40	EX(IX) T.4.5	0.000		0001: GPIOB pin15
Bit 15: 12	EXINT15	0x0000	rw	0010: GPIOC pin15
				0011: GPIOD pin15
				0100: GPIOF pin15
				Others: Reserved.
				EXINT14 input source configuration
				Select the input source for EXINT14 external interrupt.
				0000: GPIOA pin14
				0001: GPIOB pin14
Bit 11: 8	EXINT14	14 0x0000	rw	0010: GPIOC pin14
				0011: GPIOD pin14
				0100: GPIOF pin14
				Others: Reserved.
				EXINT13 input source configuration
				Select the input source for EXINT13 external interrupt.
				0000: GPIOA pin13
				0001: GPIOB pin13
Bit 7: 4	EXINT13	0x0000	rw	0010: GPIOC pin13
				0011: GPIOD pin13
				0100: GPIOF pin13
				Others: Reserved.
				EXINT12 input source configuration
				Select the input source for EXINT12 external interrupt.
				0000: GPIOA pin12
				0001: GPIOB pin12
3it 3: 0	EXINT12	0x0000	rw	0010: GPIOC pin12
				0011: GPIOD pin12
				0100: GPIOF pin12
				Others: Reserved.

7.3.7 IOMUX remap register2 (IOMUX_REMAP2)

Bit	Register	Reset value	Type	Description
Bit 31: 28	Reserved	0x000	resd	Kept at its default value.
				CMP_MUX: CMP internal remap
				This field is set or cleared by software. It controls CMP internal remapping.
	CMP_MUX		w	00: CMP1_OUT is connected to PA0, CMP2_OUT is connected to PA2;
Bit 27: 26		0x0		01: CMP1_OUT is connected to PA6, CMP2_OUT is connected to PA7;
				10: CMP1_OUT is connected to PA11, CMP2_OUT is connected to PA12;
				Others: Reserved.
Bit 25: 0	Reserved	0x00	resd	Kept at its default value.



7.3.8 IOMUX remap register3 (IOMUX_REMAP3)

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x0000000	resd	Kept at its default value.
				TMR11 IO general multiplexing
D:: 44 0	THE 44 CHILLY			Select IO multiplexing for TMR11.
Bit 11: 8	TMR11_GMUX	0x0	rw	0000: CH1/PB9
				0010: CH1/PA7
-	TMR10_GMUX			TMR10 IO general multiplexing
			rw	Select IO multiplexing for TMR10.
Bit 7: 4		0x0		0000: CH1/PB8
				0010: CH1/PA6
-				TMR9 IO general multiplexing
	TMR9_GMUX	0x0	rw	Select IO multiplexing for TMR9.
Bit 3: 0				0000: CH1/PA2, CH2/PA3
				0010: CH1/PB14, CH2/PB15

7.3.9 IOMUX remap register4 (IOMUX_REMAP4)

Bit	Register	Reset value	Type	Description
Bit 31: 20	Reserved	0x000	resd	Kept at its default value.
				TMR5 channel4 general multiplexing
				Select TMR5 channel4 general multiplexing
Bit 19	TMR5CH4_GMUX	0x0	rw	0: TMR5_CH4 is connected to PA3.
				1: LICK is connected to TMR5_CH4 to get calibration.
				TMR5 IO general multiplexing
				Select IO multiplexing for TMR4.
Bit 18: 16	TMR5_GMUX	0x0	rw	0000: CH1/PA0 CH2/PA1 CH3/PA2 CH4/PA3
				0001: CH1/PF4 CH2/PF5 CH3/PA2 CH4/PA3
Bit 15: 12	Reserved	0x0	resd	Kept at its default value.
Bit 11: 8	Reserved	0x0	resd	Kept at its default value.
Bit 7	Reserved	0x0	resd	Kept at its default value.
				TMR2 IO general multiplexing
				Select IO multiplexing for TMR2.
				000: CH1_EXT/PA0 CH2/PA1 CH3/PA2 CH4/PA3
Bit 6: 4	TMR2_GMUX	0x0	rw	001: CH1_EXT/PA15 CH2/PB3 CH3/PA2 CH4/PA3
				010: CH1_EXT/PA0 CH2/PA1 CH3/PB10 CH4/PB11
				011: CH1_EXT/PA15 CH2/PB3 CH3/PB10 CH4/PB11
				TMR1 IO general multiplexing
		0x0	rw	Select IO multiplexing for TMR1.
	TMR1_GMUX			0000: EXT/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BRK/PB12, CH1C/PB13, CH2C/PB14, CH3C/PB15;
Bit 3: 0				0001: EXT/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BRK/PA6, CH1C/PA7, CH2C/PB0, CH3C/PB1;
				0010: EXT/PA0, CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9, BRK/PA6, CH1C/PA7, CH2C/PB0, CH3C/PB1;
				Others: Unused.



7.3.10 IOMUX remap register5 (IOMUX_REMAP5)

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x0	resd	Kept at its default value.
				SPI2 IO general multiplexing
				Select IO multiplexing for SPI2.
				0000: CS/PB12, SCK/PB13, MISO/PB14, MOSI/PB15
Bit 23: 20	SPI2_GMUX	0x0	rw	MCK/PC6.
	_			0001: CS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5 MCK/PC7
				Others: Unused
Bit 19: 16	Reserved	0x0	resd	Kept at its default value.
Bit 15: 12	Reserved	0x0	resd	Kept at its default value.
Bit 11: 8	Reserved	0x0	resd	Kept at its default value.
				I2C1 IO general multiplexing
				Select IO multiplexing for I2C1.
				0000: SCL/PB6, SDA/PB7, SMBA/PB5
Bit 7: 4	I2C1_GMUX	0x0	rw	0001: SCL/PB8, SDA/PB9, SMBA/PB5
				0010: SCL/PF6, SDA/PF7, SMBA/PB5
				Others: Unused
Bit 3: 0	Reserved	0x0	resd	Kept at its default value.

7.3.11 IOMUX remap register6 (IOMUX_REMAP6)

Bit	Register	Reset value	Type	Description
Bit 31: 28	Reserved	0x0	resd	Kept at its default value.
				USART3 IO general multiplexing
				Select IO multiplexing for USART3.
D'' 07 04	LICARTO CANILY	0.0		0000: TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14
Bit 27: 24	USART3_GMUX	0x0	rw	0001: TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14
				0010: TX/PA7, RX/PA6, CK/PA5, CTS/PB1, RTS/PB0Others: Unused
Bit 23: 20	Reserved	0x0	resd	Kept at its default value.
		0x0	rw	USART1 IO general multiplexing
				Select IO multiplexing for USART1.
Bit 19: 16	USART1_GMUX			0000: TX/PA9, RX/PA10
	_			0001: TX/PB6, RX/PB7
				Others: Unused
Bit 15:12	Reserved	0x0	resd	Kept at its default value.
Bit 11: 8	Reserved	0x0	resd	Kept at its default value.
Bit 7: 4	Reserved	0x0	resd	Kept at its default value.
				CAN1 IO general multiplexing
				Select IO multiplexing for CAN1.
Bit 3: 0	CAN1_GMUX	0x0	rw	00: RX/PA11, TX/PA12
	_			10: RX/ PB8, TX/ PB9
				Others: Unused



7.3.12 IOMUX remap register7 (IOMUX_REMAP7)

Bit	Register	Reset value	Type	Description
Bit 31: 21	Reserved	0x0	resd	Kept at its default value.
				PD0/PD1 mapped onto HEXT_IN / HEXT_OUT
				Select GPIO mapping for PD0 and PD1.
Bit 20	PD01_GMUX	0x0	rw	This is applied to only 48-pin and 64-pin packages.
				0: No PD0 and PD1 mapping
				1: PD0 is mapped to HEXT_IN.
Bit 19	Reserved	0x0	resd	Kept at its default value.
				SWD JTAG IO general mutiplexing
Bit 18: 16				These bits are used to configure SWJTAG-related IOs as GPIO.
				000: Supports SWD and JTAG. All SWJTAG pins cannot be used as GPIO.
	SWJTAG_GMUX	0x0	rw	001: Supports SWD and JTAG. NJTRST is disabled. PB4 can be used as GPIO.
				010: Supports SWD. But JTAG is disabled. PA15/PB3/PB4 can be used as GPIO.
				100: SWD and JTAG are disabled. All SWJTAG pins
				canbe used as GPIO
				Others: No effect.
Bit 15: 10	Reserved	0x00	resd	Kept at its default value.
Bit 9: 6	Reserved	0x0	resd	Kept at its default value.
		0x0		ADC1 external trigger regular conversion general multiplexing
				Select the input source for ADC1 external trigger regular conversion.
Bit 5	ADC1_ETO_GMUX		rw	0: ADC1 external trigger regular conversion is connected to EXINT11
				1: ADC1 external trigger regular conversion is connected to TMR8_TRGO
				ADC1 External trigger preempted conversion general multiplexing
Bit 4	ADC1_ETP_GMUX	0x0	rw	This bit is set and cleared by software. It controls the trigger input connected to external triggers. When this bit is set, ADC1 external trigger preempted conversion is connected to TMR1 channel 4.
Bit 3: 0	Reserved	0x0	resd	Kept at its default value.

2023.08.02 Page 98 Rev 2.03



7.3.13 IOMUX remap register8 (IOMUX_REMAP8)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x0	resd	Keep at its default value.
Bit 7: 6	Reserved	0x0	resd	Keep at its default value.
				TMR2 channel 4 internal mapping
D'' 5 4	TMR2 CH4	0.0		00, 01: TMR3_GMUX IO signal is connected to TMR2 channel 4
Bit 5: 4	CMP_GMUX	0x0	rw	10: CMP output signal is connected to TMR2 channel 4
	_			11: Either CMP output signal or TMR2_GMUX IO signal is connected to TMR2 channel 4
	TMR1_CH1_ CMP_GMUX			TMR1 channel 1 internal mapping
-			rw	00, 01: TMR1_GMUX IO signal is connected to TMR1 channel 1
Bit 3: 2		0x0		10: CMP output signal is connected to TMR1 channel 1
				11: Either CMP output signal or TMR1_GMUX IO signal is connected to TMR1 channel 1
				TMR1 break channel 1 internal mapping
	TMR1_BK1_ CMP_GMUX			00, 01: TMR1_GMUX IO signal is connected to TMR1 break channel 1
Bit 1: 0		0x0		10: CMP output signal is connected to TMR1 break channel 1
				11: Either CMP output signal or TMR1_GMUX IO signal is connected to TMR1 break channel 1




8 External interrupt/Event controller (EXINT)

8.1 EXINT introduction

EXINT consists of 23 interrupt lines EXINT_LINE[22:0], each of which can generate an interrupt or event by edge detection trigger or software trigger. EXINT can enable or disable an interrupt or event independently through software configuration, and utilizes different edge detection modes (rising edge, falling edge or both edges) as well as trigger modes (edge detection, software trigger or both tirggers) to respond to the trigger source in order to generate an interrupt or event.

Figure 8-1 External interrupt/Event controller block diagram



Main features:

- EXINT 0~15 mapping IO can be configured independently
- Independent trigger selection on each interrupt line
- Independent enable bit on each interrupt
- Independent enable bit on each event
- Up to 23 software trigger that can be generated and cleared independently
- Independent status bit on each interrupt
- Each interrupt can be cleared independently.

8.2 Function overview and configuration procedure

With up to 23 interrupt lines EXINT_LINE[22:0], EXINT can detect not only GPIO external interrupt sources but also seven internal sources such as PVM output, ERTC alarm, OTGFS wakeup, CMP1 wakeup, CMP2 wakeup, ERTC tamper and time stamp events, and ERTC wakeup events. The GPIO interrupt sources can be selected with IOMUX_EXINTCx register. It should be noted that these input sources are mutually exclusive. For example, EXINT_LINE0 is allowed to select only one of PAO/PBO/PC0 pins, instead of taking both PAO and PBO as the input sources at the same time.

EXINT supports multiple edge detection modes, including rising edge, falling edge or both edges, selected by EXINT_POLCFG1 and EXINT_POLCFG2 register. Active edge trigger detected on the interrupt line can be used to generate an event or interrupt.

In addition, EXINT supports independent software trigger for the generation of an event or interrupt. This is achieved by setting the corresponding bits in the EXINT SWTRG register.

EXINT can enable or disable an interrupt or event individually through software configuration such as EXINT_INTEN and EXINT_EVTEN registers, indicating that the corresponding interrupt or event control bit must be enabled in advance.

EXINT also features an independent interrupt status bit. Reading access to EXINT_INTSTS register can obtain the corresponding interrupt status. The status flag is cleared by writing "1" to this register.

Interrupt initialization procedure

- 1. Select an interrupt source by setting SCFG_EXINTCx register (This is required if GPIO is used as an interrupt source)
- 2. Select an trigger mode by setting EXINT_POLCFG1 and EXINT_POLCFG2 register



- 3. Enable interrupt or event by setting EXINT_INTEN and EXINT_EVTEN register
- 4. Generate software trigger by setting EXINT_SWTRG register (This is applied to software trigger interrupt only)

Note: if there is a need to modify interrupt source configuration, then switch off interrupt enable register and event enable register first before re-starting interrupt initialization configuration.

Interrupt clear procedure

 Writing "1" to the EXINT_INTSTS register to clear the interrupts generated, and the corresponding bits in the EXINT_SWTRG register.

8.3 EXINT registers

These peripheral registers must be accessed by words (32 bits).

Table 8-1 shows EXINT register map and their reset value.

Table 8-1 External interrupt/Event controller register map and reset value

Register	Offset	Reset value
EXINT_INTEN	0x00	0x0000 0000
EXINT_EVTEN	0x04	0x0000 0000
EXINT_POLCFG1	0x08	0x0000 0000
EXINT_POLCFG2	0x0C	0x0000 0000
EXINT_SWTRG	0x10	0x0000 0000
EXINT_INTSTS	0x14	0x0000 0000

8.3.1 Interrupt enable register (EXINT_INTEN)

Interrupt enable register (EXINT INTEN)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to 0 by hardware.
Bit 22: 0	INTENx (0x00000	rw	Interrupt enable or disable on line x
				0: Interrupt request is disabled.
				1: Interrupt request is enabled.

8.3.2 Event enable register (EXINT_EVTEN)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to 0 by hardware.
			rw	Event enable or disable on line x
Bit 22: 0	EVTENx	0x00000		0: Event request is disabled.
				1: Event request is enabled.

8.3.3 Polarity configuration register1 (EXINT_ POLCFG1)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to 0 by hardware.
				Rising polarity configuration bit on line x
Bit 22: 0	RPx	0x00000	rw	These bits are used to select a rising edge to trigger an interrupt and event on line x.
				0: Rising trigger on line x is disabled.
				1: Rising trigger on line x is enable.



8.3.4 Polarity configuration register2 (EXINT_ POLCFG2)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to be 0 by hardware.
Bit 22: 0				Falling polarity configuration bit on line x
	FPx	0x00000	rw	These bits are used to select a falling edge to trigger an interrupt and event on line x.
				0: Falling trigger on line x is disabled.
				1: Falling trigger on line x is enabled

8.3.5 Software trigger register (EXINT_ SWTRG)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to 0 by hardware.
				Software triggle on line x
				If the corresponding bit in EXINT_INTEN register is 1, the software writes to this bit. The hardware sets the corresponding bit in the EXINT_INTSTS automatically to generate an interrupt.
Bit 22: 0	SWTx	0x00000	rw	If the corresponding bit in the EXINT_EVTEN register is 1, the software writes to this bit. The hardward generates an event on the corresponding interrupt line automatically.
				0: Default value
				1: Sotware trigger generated
				Note: This bit is cleared by writing 1 to the corresponding bit in the EXINT_INTSTS register.

8.3.6 Interrupt status register (EXINT_ INTSTS)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Forced to 0 by hardware.
		0x00000	rw	Line x status bit
	LINEx			0: No interrupt occurred.
Bit 22: 0				1: Interrupt occurred.
				Note: This bit can be cleared by writing "1" to itself.

2023.08.02 Page 102 Rev 2.03



DMA controller (DMA)

Introduction 9.1

Direct memory access (DMA) controller is designed for 32-bit MCU applications with the aim of enhancing system performance and reducing the generation of interrupts.

Two DMA controllers are available in the microcontroller. Each controller contains 7 DMA channels. Each channel manages memory access requests from one or more peripherals. An arbiter is available for coordinating the priority of each DMA request.


9.2 Main features

- AMBA compliant (Rev. 2.0)
- Only support AHB OKAY and ERROR responses
- HBUSREQ and HGRANT of AHB master interface are not supported
- Support 7 channels
- Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfers
- Support hardware handshake

Figure 9-1 DMA block diagram

- Support 8-bit, 16-bit and 32- bit data transfers
- Programmable amount of data to be transferered: up to 65535
- Support flexible mapping

DMA1 DMA request



Note: The number of DMA peripherals in Figure 9-1 may decrease depending on different models.



9.3 Function overview

9.3.1 DMA configuration

1. Set the peripheral address in the DMA_CxPADDR register

The initial peripheral address for data transfer remains unchanged during transmission.

2. Set the memory address in the DMA_CxMADDR register

The initial memory address for data transfer remains unchanged during transmission.

3. Configure the amount of data to be transferred in the DMA_CxDTCNT register

Programmable data transfer size is up to 65535. This value is decremented after each data transfer.

4. Configure the channel setting in the DMA_CxCTRL register

Including channel priority, data transfer direction/width, address incremented mode, circular mode and interrupt mode

Channel priority (CHPL)

There are four levels, including very high priority, high priority, medium priority and low priority. If the two channels have the same priority level, then the channel with lower number will get priority over the one with higher number. For example, channel 1 has priority over channel 2.

• Data transfer direction (DTD)

Memory-to-peripheral (M2P), peripheral-to-memory (P2M)

Address incremented mode (PINCM/MINCM)

In incremented mode, the subsequent transfer address is the previous address plus transfer width (PWIDTH/MWIDTH).

Circular mode (LM)

In circular mode, the contents in the DMA_CxDTCNT register is automatically reloaded with the initially programmed value after the completion of the last transfer.

Memory-to-memory mode (M2M)

This mode indicates that DMA channels perform data transfer without requests from peripherals. Circular mode and memory-to-memory mode cannot be used at the same time.

5. Enable DMA transfer by setting the CHEN bit in the DMA CxCTRL register


9.3.2 Handshake mechanism

In P2M and M2P mode, the peripherals need to send a request signal to the DMA controller. The DMA channel will send the peripheral transfer request (single) until the signal is acknowledged. After the completion of peripheral transmission, the DMA controller sends the acknowledge signal to the peripheral. The peripheral then releases its request as soon as it receives the acknowledge signal. At the same time, the DMA controller releases the acknowledge signal as well.

9.3.3 Arbiter

When several channels are enabled simultaneously, the arbiter will restart arbitration after full data transfer by the master controller. The channel with very high priority waits until the channel of the master controller has completed data transfers before taking control of it. The master controller will re-arbitrate to serve other channels as long as the channel completes a single transfer based on the master controller priority.

Figure 9-2 Re-arbitrae after request/acknowledge





9.3.4 Programmable data transfer width

Transfer width of the source data and destination data is programmable through the PWIDTH and MWIDTH bits in the DMA_CxCTRL register. When PWIDTH is not equal to MWIDTH, it can be aligned according to the settings of PWIDTH/ MWIDTH.

Figure 9-3 PWIDTH: byte, MWIDTH: half-word




Figure 9-4 PWIDTH: half-word, MWIDTH: word





Figure 9-5 PWIDTH: word, MWIDTH: byte





9.3.5 Errors

Table 9-1 DMA error event

Error ovent	
Error event	
Transfer error	AHB response error occurred during DMA read/write access

9.3.6 Interrupts

An interrupt can be generated on a DMA half-transfer, transfer complete and transfer error. Each channel has its specific interrupt flag, clear and enable bits, as shown in the table below.

Table 9-2 DMA interrupt requests

Interrupt event	Event flag bit	Clear control bit	Enable control bit
Half transfer	HDTF	HDTFC	HDTIEN
Transfer completed	FDTF	FDTFC	FDTIEN
Transfer error	DTERRF	DTERRFC	DTERRIEN

Note: DMA2 channel4/5, channel6/7 interrupts are mapped onto the same interrupt vector.

9.3.7 Fixed DMA request mapping

Several peripheral requests are mapped to the same DMA channel through logic ORed. This means that only one request can be enabled at a time.

The peripheral DMA requests can be independently activated/de-activated by setting the control bits in the corresponding peripheral registers.

Table 9-3 DMA1 requests for each channel

Periphe rals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
ADC1	ADC1						
SPI				SPI2	SPI2		
USART		USART3_TX	USART3_RX	USART1_TX	USART1_RX	USART2_RX	USART2_TX
l ² С						I2C1_TX	12C1_RX
TMR1		TMR1_CH1	TMR1_CH2	TMR1_CH4 TMR1_TRIG TMR1_HALL	TMR1_ OVERFLOW	TMR1_CH3	
TMR2	TMR2_CH3	TMR2_ OVERFLOW			TMR2_CH1		TMR2_CH2 TMR2_CH4
TMR3		TMR3_CH3	TMR3_CH4 TMR3_ OVERFLOW			TMR3_CH1 TMR3_TRIG	
TMR4	TMR4_CH1			TMR4_CH2	TMR4_CH3		TMR4_ OVERFLOW

Table 9-4 DMA2 requests for each channel

Periphe rals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
TMR5	TMR5_CH4	TMR5_CH3 TMR5_ OVERFLOW		TMR5_CH2	TMR5_CH1		

9.3.8 Flexible DMA request mapping

In flexible request mode (DMA_FLEX_EN = 1), the request source for each channel is selected through the CHx_SRC register (x=1 \sim 7). For example, to configure the DMA channel 1 as USART3_TX, and channel 3 to USART3_RX, others unused, then DMA_FLEX_EN=1, CH1_SRC=30, CH3_SRC=29, CH[2/4/5/6/7]_SRC=0 must be asserted.

Table 9-5 lists the DMA flexible request sources.



Table 9-5 DMA flexible request sources

CHx_S	RC Request source	CHx_SRC	DMA source	CHx_SRC	Request source	CHx_SR	C Request source
0	No select	1	ADC1	2	reserved	3	reserved
4	reserved	5	reserved	6	reserved	7	reserved
8	reserved	9	reserved	10	reserved	11	SPI2_RX
12	SPI2_TX	13	reserved	14	reserved	15	reserved
16	reserved	17	reserved	18	reserved	19	reserved
20	reserved	21	reserved	22	reserved	23	reserved
24	reserved	25	USART1_RX	26	USART1_TX	27	USART2_RX
28	USART2_TX	29	USART3_RX	30	USART3_TX	31	reserved
32	reserved	33	UART5_RX	34	UART5_TX	35	reserved
36	reserved	37	reserved	38	reserved	39	reserved
40	reserved	41	I2C1_RX	42	I2C1_TX	43	reserved
44	reserved	45	reserved	46	reserved	47	reserved
48	reserved	49	reserved	50	reserved	51	reserved
52	reserved	53	TMR1_TRIG	54	TMR1_HALL	55	TMR1_OVERFLOW
56	TMR1_CH1	57	TMR1_CH2	58	TMR1_CH3	59	TMR1_CH4
60	reserved	61	TMR2_TRIG	62	reserved	63	TMR2_OVERFLOW
64	TMR2_CH1	65	TMR2_CH2	66	TMR2_CH3	67	TMR2_CH4
68	reserved	69	TMR3_TRIG	70	TMR3_HALL	71	TMR3_OVERFLOW
72	TMR3_CH1	73	TMR3_CH2	74	TMR3_CH3	75	TMR3_CH4
76	reserved	77	TMR4_TRIG	78	reserved	79	TMR4_OVERFLOW
80	TMR4_CH1	81	TMR4_CH2	82	TMR4_CH3	83	TMR4_CH4
84	reserved	85	TMR5_TRIG	86	reserved	87	TMR5_OVERFLOW
88	TMR5_CH1	89	TMR5_CH2	90	TMR5_CH3	91	TMR5_CH4
92	reserved	93	reserved	94	reserved	95	reserved
96	reserved	97	reserved	98	reserved	99	reserved
100	reserved	101	reserved	102	reserved	103	reserved
104	reserved	105	reserved	106	reserved	107	reserved
108	reserved	109	reserved	110	reserved	111	reserved
112	reserved	113	reserved	114	reserved	115	reserved
116	reserved	117	reserved	118	reserved	119	reserved



9.4 DMA registers

Table 9-6 shows DMA register map and their reset values. These peripheral registers must be accessed by bytes (8 bits), half-words (16 bits) or words (32 bits).

Table 9-6 DMA register map and reset value

Register	Offset	Reset value		
DMA_STS	0x00	0x0000 0000		
DMA_CLR	0x04	0x0000 0000		
DMA_C1CTRL	0x08	0x0000 0000		
DMA_C1DTCNT	0x0C	0x0000 0000		
DMA_C1PADDR	0x10	0x0000 0000		
DMA_C1MADDR	0x14	0x0000 0000		
DMA_C2CTRL	0x1C	0x0000 0000		
DMA_C2DTCNT	0x20	0x0000 0000		
DMA_C2PADDR	0x24	0x0000 0000		
DMA_C2MADDR	0x28	0x0000 0000		
DMA_C3CTRL	0x30	0x0000 0000		
DMA_C3DTCNT	0x34	0x0000 0000		
DMA_C3PADDR	0x38	0x0000 0000		
DMA_C3MADDR	0x3C	0x0000 0000		
DMA_C4CTRL	0x44	0x0000 0000		
DMA_C4DTCNT	0x48	0x0000 0000		
DMA_C4PADDR	0x4C	0x0000 0000		
DMA_C4MADDR	0x50	0x0000 0000		
DMA_C5CTRL	0x58	0x0000 0000		
DMA_C5DTCNT	0x5C	0x0000 0000		
DMA_C5PADDR	0x60	0x0000 0000		
DMA_C5MADDR	0x64	0x0000 0000		
DMA_C6CTRL	0x6C	0x0000 0000		
DMA_C6DTCNT	0x70	0x0000 0000		
DMA_C6PADDR	0x74	0x0000 0000		
DMA_C6MADDR	0x78	0x0000 0000		
DMA_C7CTRL	0x80	0x0000 0000		
DMA_C7DTCNT	0x84	0x0000 0000		
DMA_C7PADDR	0x88	0x0000 0000		
DMA_C7MADDR	0x8C	0x0000 0000		
DMA_SRC_SEL0	0xA0	0x0000 0000		
DMA_SRC_SEL1	0xA4	0x0000 0000		

Note: In the following registers, all bits related to channel 6 and channel 7 are not relevant for DMA 2 fixed request mapping since it has only 5 channels. They are applied to DMA 2 flexible request mapping, instead, supporting up to 7 channels.



9.4.1 DMA interrupt status register (DMA_STS)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
31: 28	Reserved	0x0	resd	Kept at its default value.
Bit 27	DTERRF7	0x0	ro	Channel 7 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 26	HDTF7	0x0	ro	Channel7 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 25	FDTF7	0x0	ro	Channel 7 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 24	GF7	0x0	ro	Channel7 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event occurred.
Bit 23	DTERRF6	0x0	ro	Channel 6 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 22	HDTF6	0x0	ro	Channel 6 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 21	FDTF6	0x0	ro	Channel 6 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 20	GF6	0x0	ro	Channel 6 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event
Bit 19	DTERRF5	0x0	ro	Channel 5 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 18	HDTF5	0x0	ro	Channel 5 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 17	FDTF5	0x0	ro	Channel 5 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 16	GF5	0x0	ro	Channel 5 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event
Bit 15	DTERRF4	0x0	ro	Channel 4 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 14	HDTF4	0x0	ro	Channel 4 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 13	FDTF4	0x0	ro	Channel 4 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.



Bit 12	GF4	0x0	ro	Channel 4 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event
Bit 11	DTERRF3	0x0	ro	Channel 3 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 10	HDTF3	0x0	ro	Channel 3 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 9	FDTF3	0x0	ro	Channel 3 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 8	GF3	0x0	ro	Channel 3 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event
Bit 7	DTERRF2	0x0	ro	Channel 2 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 6	HDTF2	0x0	ro	Channel 2 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 5	FDTF2	0x0	ro	Channel 2 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 4	GF2	0x0	ro	Channel 2 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event
Bit 3	DTERRF1	0x0	ro	Channel 1 data transfer error event flag 0: No transfer error occurred. 1: Transfer error occurred.
Bit 2	HDTF1	0x0	ro	Channel 1 half transfer event flag 0: No half-transfer event occurred. 1: Half-transfer event occurred.
Bit 1	FDTF1	0x0	ro	Channel 1 transfer complete event flag 0: No transfer complete event occurred. 1: Transfer complete event occurred.
Bit 0	GF1	0x0	ro	Channel 1 global event flag 0: No transfer error, half transfer or transfer complete event occurred. 1: Transfer error, half transfer or transfer complete event

9.4.2 DMA interrupt flag clear register (DMA_CLR)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
31: 28	Reserved	0x0	resd	Kept at its default value.
Bit 27	DTERRFC7	0x0	rw1c	Channel 7 data transfer error flag clear 0: No effect 1: Clear the DTERRF flag in the DMA_STS register
Bit 26	HDTFC7	0x0	rw1c	Channel 7 half transfer flag clear 0: No effect 1: Clear the HDTF7 flag in the DMA_STS register



Bit 25	FDTFC7	0x0	rw1c	Channel 7 transfer complete flag clear 0: No effect 1: Clear the EDTET flag in the DMA STS register.
				1: Clear the FDTF7 flag in the DMA_STS register
Bit 24	GFC7	0x0	rw1c	Channel 7 global interrupt flag clear 0: No effect 1: Clear the DTERRF7, HDTF7, FDTF7 and GF7 flag in the DMA_STS register
Bit 23	DTERRFC6	0x0	rw1c	Channel 6 data transfer error flag clear 0: No effect 1: Clear the DTERRF6 flag in the DMA_STS register
Bit 22	HDTFC6	0x0	rw1c	Channel 6 half transfer flag clear 0: No effect 1: Clear the HDTF6 flag in the DMA_STS register
Bit 21	FDTFC6	0x0	rw1c	Channel 6 transfer complete flag clear 0: No effect 1: Clear the FDTF6 flag in the DMA_STS register
Bit 20	GFC6	0x0	rw1c	Channel 6 global interrupt flag clear 0: No effect 1: Clear the DTERRF6, HDTF6, FDTF6 and GF6 flag in the DMA_STS register
Bit 19	DTERRFC5	0x0	rw1c	Channel 5 data transfer error flag clear 0: No effect 1: Clear the DTERRF5 flag in the DMA_STS register
Bit 18	HDTFC5	0x0	rw1c	Channel 5 half transfer flag clear 0: No effect 1: Clear the HDTF5 flag in the DMA_STS register
Bit 17	FDTFC5	0x0	rw1c	Channel 5 transfer complete flag clear 0: No effect 1: Clear the FDTF5 flag in the DMA_STS register
Bit 16	GFC5	0x0	rw1c	Channel 5 global interrupt flag clear 0: No effect 1: Clear the DTERRF5, HDTF5, FDTF5 and GF5 in the DMA_STS register
Bit 15	DTERRFC4	0x0	rw1c	Channel 4 data transfer error flag clear 0: No effect 1: Clear the DTERRF4 flag in the DMA_STS register
Bit 14	HDTFC4	0x0	rw1c	Channel 4 half transfer flag lear 0: No effect 1: Clear the HDTF4 flag in the DMA_STS register
Bit 13	FDTFC4	0x0	rw1c	Channel 4 transfer complete flag clear 0: No effect 1: Clear the FDTF4 flag in the DMA_STS register
Bit 12	GFC4	0x0	rw1c	Channel 4 global interrupt flag clear 0: No effect 1: Clear the DTERRF4, HDTF4, FDTF4 and GF4 flag in the DMA_STS register
Bit 11	DTERRFC3	0x0	rw1c	Channel 7 data transfer error flag clear 0: No effect 1: Clear the DTERRF7 flag in the DMA_STS register
Bit 10	HDTFC3	0x0	rw1c	Channel 7 half transfer flag clear 0: No effect 1: Clear the HDTF7 flag in the DMA_STS register
Bit 9	FDTFC3	0x0	rw1c	Channel 3 transfer complete flag clear 0: No effect 1: Clear the FDTF3 flag in the DMA_STS register



Bit 8	GFC3	0x0	rw1c	Channel 3 global interrupt flag clear 0: No effect 1: Clear the DTERRF3, HDTF3, FDTF3 and GF3 flag in the DMA_STS register
Bit 7	DTERRFC2	0x0	rw1c	Channel 2 data transfer error flag clear 0: No effect 1: Clear the DTERRF2 flag in the DMA_STS register
Bit 6	HDTFC2	0x0	rw1c	Channel 2 half transfer flag clear 0: No effect 1: Clear the HDTF2 flag in the DMA_STS register
Bit 5	FDTFC2	0x0	rw1c	Channel 2 transfer complete flag clear 0: No effect 1: Clear the FDTF2 flag in the DMA_STS register
Bit 4	GFC2	0x0	rw1c	Channel 2 global interrupt flag clear 0: No effect 1: Clear the DTERRF2, HDTF2, FDTF2 and GF2 in the DMA_STS register
Bit 3	DTERRFC1	0x0	rw1c	Channel 1 data transfer error flag clear 0: No effect 1: Clear the DTERRF1 flag in the DMA_STS register
Bit 2	HDTFC1	0x0	rw1c	Channel 1 half transfer flag clear 0: No effect 1: Clear the HDTF1 flag in the DMA_STS register
Bit 1	FDTFC1	0x0	rw1c	Channel 1 transfer complete flag clear 0: No effect 1: Clear the FDTF1 flag in the DMA_STS register
Bit 0	GFC1	0x0	rw1c	Channel 1 global interrupt flag clear 0: No effect 1: Clear the DTERRF1, HDTF1, FDTF1 and GF1 in the DMA_STS register

9.4.3 DMA channel-x configuration register (DMA_CxCTRL) ($x = 1 \cdots 7$)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
Bit 31: 15	Reserved	0x00000	resd	Kept at its default value.
Bit 14	M2M	0x0	rw	Memory to memory mode 0: Disabled 1: Enabled.
Bit 13: 12	CHPL	0x0	rw	Channel priority level 00: Low 01: Medium 10: High 11: Very high
Bit 11: 10	MWIDTH	0x0	rw	Memory data bit width 00: 8 bits 01: 16 bits 10: 32 bits 11: Reserved
Bit 9: 8	PWIDTH	0x0	rw	Peripheral data bit width 00: 8 bits 01: 16 bits 10: 32 bits 1: Reserved



Bit 7	MINCM	0x0	rw	Memory address increment mode 0: Disabled 1: Enabled.	
Bit 6	PINCM	0x0	rw	Peripheral address increment mode 0: Disabled 1: Enabled.	
Bit 5	LM	0x0	rw	Circular mode 0: Disabled 1: Enabled.	
Bit 4	DTD	0x0	rw	Data transfer direction 0: Read from peripherals 1: Read from memory	
Bit 3	DTERRIEN	0x0	rw	Data transfer error interrupt enable 0: Disabled 1: Enabled.	
Bit 2	HDTIEN	0x0	rw	Half-transfer interrupt enable 0: Disabled 1: Enabled.	
Bit 1	FDTIEN	0x0	rw	Transfer complete interrupt enable 0: Disabled 1: Enabled.	
Bit 0	CHEN	0x0	rw	Channel enable 0: Disabled 1: Enabled.	

9.4.4 DMA channel-x number of data register (DMA_CxDTCNT) $(x = 1 \cdots 7)$

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				Number of data to transfer
Bit 15: 0	CNT	0x0000	rw	The number of data to transfer is from 0x0 to 0xFFFF. This register can only written when the CHEN bit in the correspoinding channel is set 0. The value is decremented after each DMA transfer.
				Note: This register holds the number of data to transfer, instead of transfer size. The transfer size is calculated by data width.

9.4.5 DMA channel-x peripheral address register (DMA_CxPADDR) ($x = 1 \cdots 7$)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
Bit 31: 0	PADDR	0x0000 0000	rw	Peripheral base address Base address of peripheral data register is the source or destination of data transfer. Note: The register can only be written when the CHEN bit in the corresponding channel is set 0.



9.4.6 DMA channel-x memory address register (DMA_CxMADDR) ($x = 1 \cdots 7$)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
Bit 31: 0	MADDR	0x0000 0000	rw	Memory base address Memory address is the source or destination of data transfer. Note: The register can only be written when the CHEN bit in the corresponding channel is set 0.

9.4.7 DMA channel source register (DMA_SRC_SEL0)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Type	Description
				CH4 source select
Bit 31: 24	CH4_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 4 is selected by the CH4_SRC. Refer to Section 9.3.8 for more information.
				CH3 source select
Bit 23: 16	CH3_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 3 is selected by the CH3_SRC. Refer to <i>Section 9.3.8</i> for more information.
				CH2 source select
Bit 15: 8	CH2_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 2 is selected by the CH2_SRC. Refer to <i>Section 9.3.8</i> for more information.
<u>, </u>				CH1 source select
Bit 7: 0	CH1_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 1 is selected by the CH1_SRC. Refer to <i>Section 9.3.8</i> for more information.

9.4.8 DMA channel source register1 (DMA_SRC_SEL1)

Access: 0 wait state, accessible by bytes, half-words or words.

Bit	Register	Reset value	Туре	Description
Bit 31: 25	Reserved	0x00	resd	Kept at its default value.
				DMA flexible mapping mode selection
Bit 24	DMA_FLEX_EN	0x00	rw	0: Fixed mapping mode
				1: Flexible mappingmode
				CH7 source select
Bit 23: 16	CH7_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 7 is selected by the CH7_SRC. Refer to <i>Section 9.3.8</i> for more information.
				CH6 source select
Bit 15: 8	CH6_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 6 is selected by the CH6_SRC. Refer to <i>Section 9.3.8</i> for more information.
				CH5 source select
Bit 7: 0	CH5_SRC	0x00	rw	When DMA_FLEX_EN=1, channel 5 is selected by the CH5_SRC. Refer to <i>Section 9.3.8</i> for more information.

2023.08.02 Page 114 Rev 2.03



10 CRC calculation unit (CRC)

10.1 CRC introduction


The Cyclic Redundancy Check (CRC) is an independent peripheral with CRC check feature. It follows CRC32/MPEG-2 standard.

The CRC_CTRL register is used to select output data reverse (word, REVOD=1) or input data reverse (byte, REVID=01; half-word, REVID=10; word: REVID=11). CRC calculation unit is also equipped with initialization function. After each CRC reset, the value in the CRC_IDT register is written into the data register (CRC_DT) by CRC.

The CRC_POLY register is used to set different polynomial coefficient. The polynomial size can be set as 7 bits, 8 bits, 16 bits or 32 bits through the POLY-SIZE bit in the CRC_CTR register.

Users can write the data to go through CRC check and read the calculated result through CRC_DT register. Note that the calculation result is the combination of the previous result and the current value to be calculated.

Figure 10-1 CRC calculation unit block diagram



Main features

- Use CRC-32 code
- Support the generation of polynomial
- 4 HCLK cycles for each CRC calculation
- Support input/output data format toggle
- Perform write/read operation through CRC DT register
- Set an initialization value with the CRC_IDT register. The value is loaded with CRC_DT register after each CRC reset.

10.2CRC functional description

According to CRC calculation principle: the input data is taken as dividend, and the generator polynominal as a division. Using mod 2 division logic, the input data divided by the generator polynominal gets a remainder, that is, the CRC value.

CRC calculation procedure

 Input data reverse. After data input, reverse input data depending on the REVID value in CRC CTRL register



- Initialization. The first data input needs to be XOR-ed with the initial value defined in the CRC_IDT register. If it is not the first data input, the initial value is the previously calculated result.
- CRC calculation. Dividing the input data by the generator polynominal (0x4C11DB7) using mod 2 division method produces a remainder, that is, CRC value.
- Output data toggle. Select whether to perform word toggle before output CRC value through the REVOD bit in the CRC CTRL register
- XOR calculation. The XOR-ed result is fixed at 0x0000 0000

CRC-32/MPEG-2 parameters

Generator polynominal: 0x4C11DB7


that is,
$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$$

- Initial value: 0xFFFF FFFF, in order to avoid that 1-byte 0x00 data to be calculated has the same result as that of multiple-byte 0x00.
- XOR-ed value: 0x0000 0000, indicating that the CRC result will not be XOR-ed.

Toggle function

- Byte reverse, 8 bits in a group, and sequence is reversed within a group. As shown in figure below, if the original data is 0x12345678, it is reversed as 0x482C6A1E.
- Half-word reverse, 16 bits in a group, and sequence is reversed within a group
- Word reverse, 32 bits in a group, and sequence is reversed within a group

Figure 10-2 Diagram of byte reverse



10.3 CRC registers

CRC_DT register can be accessed by bytes (8 bits), half-words (16 bits) or words (32 bits). Other registers have to be accessed by words (32 bits).

Table 10-1 CRC register map and reset value

Register	Offset	Reset value
CRC_DT	0x00	0xFFFF FFFF
CRC_CDT	0x04	0x0000 0000
CRC_CTRL	0x08	0x0000 0000
CRC_IDT	0x10	0xFFFF FFFF
CRC_POLY	0x14	0x04C1 1DB7

10.3.1 Data register (CRC_DT)

Bit	Register	Reset value	Type	Description
Bit 31: 0	DT	0xFFFF FFFF	rw	Data value Used as input register when writing new data into the CRC calculator. It returns CRC calculation results when it is read.

10.3.2 Common data register (CRC_CDT)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
Bit 7: 0	CDT	0x00	rw	Common 8-bit data value This field is used to store one byte data temporarily. This register is not affected by the CRC reset generated by the RST bit in the CRC_CTRL register.



10.3.3 Control register (CRC_CTRL)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
Bit 7	REVOD	0x0	resd	Reverse output data Set and cleared by software. This bit is used to control whether or not to reverse output data.
Dit 1	NEVOD	020	1630	0: No effect 1: Word reverse
Bit 6: 5	REVID	0x0	rw	Reverse input data Set and cleared by software. This bit is used to control how to reverse input data. 00: No effect 01: Byte reverse 10: Half-word reverse 11: Word reverse
Bit 4: 3	POLY_SIZE	0x0	rw	Polynomial size This field is used to set the size of polynomial. It is used in conjunction with the CRC_POLY register. 00: 32 bits 01: 16 bits 10: 8 bits 11: 7 bits
Bit 2: 1	Reserved	0x0	resd	Kept at its default value.
Bit 0	RST	0x0	rw	Reset CRC calculation unit Set by software. Cleared by hardware. To reset CRC calculation unit, the data register is set as 0xFFFF FFFF. 0: No effect 1: Reset

10.3.4 Initialization register (CRC_IDT)

Bit	Register	Reset value	Type	Description
Bit 31: 0	IDT	0xFFFF FFFF	rw	Initialization data register When CRC reset is triggered by the RST bit in the CRC_CTRL register, the value in the initialization register is written into the CRC_DT register as an initial value.

10.3.5 Initialization register (CRC_IDT)

Bit	Register	Reset value	Type	Description
Bit 31: 0	POLY	0x04C1 1DB7	rw	Polynomial coefficient The generated polynomial is a divisor in CRC calculation. Using CRC32 mode, this polynomial coefficient is 0x4C11DB7. Users can also set the polynomial coefficient according to their needs.

2023.08.02 Page 117 Rev 2.03



11 I²C interface

11.11²C introduction

I²C (inter-integrated circuit) bus interface manages the communication between the microcontroller and serial I²C bus. It supports master and slave modes, with up to 400 kbit/s of communication speed.

11.21²C main features

- I2C bus
 - Master and slave modes
 - Multimaster capability
 - Stand speed (100 kHz), fast speed (400 kHz)
 - 7-bit and 10-bit address modes
 - Broadcast call mode
 - Status flag
 - Error flag
 - Clock stretching capability
 - Communication event interrupts
 - Error interrupts
- Support DMA transfer
- Programmable digital noise filter
- Support SMBus2.protocol
 - PEC generation and verification
 - SMBus reminder capability
 - ARP(address resolution protocol)
 - Timeout detection

PMBus


Note: I2S frequency can be up to 1 MHz. For details on this, please contact your local or nearest ARTERY sales office for further support.

11.312C function overview

 I^2C bus consists of a data line (SDA) and clock line (SCL). It can achieve a maximum of 100 kHz speed in standard mode, whereas up to 400kHz in fast mode. A frame of data transmission begins with a Start condition and ends with a Stop condition. The bus is kept in busy state after receiving a Start condition, and becomes idle as long as it receives a Stop condition.

Start condition: SDA switches from high to low when SCL is set high. Stop condition: SDA switches from low to high when SCL is set high.

Figure 11-1 I²C bus protocol






11.41²C interface

Figure 11-2 shows the block diagram of I²C function

Figure 11-2 I2C function block diagram



1. I²C clock

I²C is clocked by either APB1 or APB2. The I²C clock division is achieved by setting the CLKFREQ[7: 0] in the I2C_CTRL2 register. The minimum clock frequency varies from one mode to another, that is, at least 2 MHz in standard mode, but 4 MHz in fast mode.

2. Operating mode

I²C bus interface can operate both in master mode and slave mode. Switching from master mode to slave mode, vice versa, is supported as well. By default, the interface operates in slave mode. When GENSTART=1 is set (Start condition is activated), the I²C bus interface switches from slave mode to master mode, and returns to slave mode automatcially at the end of data transfer (Stop condition is triggered).

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

3. Communication process

- Master mode communication:
 - 1. Start condition generation
 - 2. Address transmission
 - 3. Data Tx or Rx
 - 4. Stop condition generation
 - 5. End of communication
- Slave mode communication:
 - 1. Wait until the address is matched.
 - 2. Data Tx or Rx
 - 3. Wait for the generation of Stop condition
 - 4. End of communication

4. Address control

Both master and slave support 7-bit and 10-bit addressing modes.

Slave address mode:

- In 7-bit mode
 - ADDR2EN=0 stands for a single address mode: only matches OADDR1
 - DUALEN=1stands for dual address mode: matches OADDR1 and OADDR2



- In 10-bit mode
 - Only matches OADDR1

Support special slave address:

- Broadcast call address (0b0000000x): This address is enabled when GCAEN=1.
- SMBus device default address (0b1100001x): This address is enabled for SMBus address resolution protocol in SMBus device mode.
- SMBus master default address (0b0001000x): This address is enabled for SMBus master notification protocol in SMBus master mode.
- SMBus alert address (0b0001100x): This address is enabled for SMBus alert response address protocol in SMBus master mode when SMBALERT = 1

Refer to SMBus2.0 protocol for more information.

Slave address matching procedure:

- Receive a Start condition
- Address matching
- The slave sends an ACK if address is matched.
 - ADDR7F is set, with DIRF indicating the transmission direction
 - When DIRF =0, slave enters receiver mode, starting receiving data.
 - When DIRF =1, slave enters transmitter mode, starting transmitting data

5. Clock stretching capability

Clock stretching is enabled by setting the STRETCH bit in the I2C_CTRL1 register. Once enabled, when the slave cannot process data in a timely manner on certain conditions, it will pull down SCL line to low level to stop communication in order to prevent data loss.

- Transmitter mode:
 - Clock stretching enable: If no data is written to the I2C_DT register before the next byte transimission (the first SCL rising edge of the next data), the I²C interface will pull down SCL bus and wait until the data is written to the I2C_DT
 - Clock stretching disable: if no data is written to the I2C_DT register before the next byte transmission (the first SCL rising edge of next data), an underrun error will happen.

Receiver mode

- Clock stretching enable: When the shift register has received another byte before the data in the I2C_DT register is read, the I²C will hold the SCL bus low to wait for the software to read I2C_DT register
- Clock stretching disable: The data in the I2C_DT register is not yet read when the shift register receives another byte. In this case, if another data is received, an overrun error occurs.

11.4.1 I²C slave communication flow


Initialization

Enable I²C peripheral clock, and configure the clock-related bits in the I2C_CTRL2 register for a correct timing, and then wait for I²C master to send a Start condition.

Transmitter

Figure 11-3 shows the transfer sequence of slave transmitter.

Figure 11-3 Transfer sequence of slave transmitter



7-bit address mode:

- 1. Wait for the master to send addresses
- 2. EV1: Address is matched (ADDR7F=1), and then the slave pulls the SCL bus low. Read STS1 and then STS2 by software will clear the ADDR7F bit. At this point, it enters transmission stage, in which both DT register and internal shift register are empty. The TDBE bit is set 1 by hardware.
- 3. EV2: When the data is written to the DT register, it is directly moved to the shift register and the SCL bus is released. The TDBE bit is still set 1 at this time.
- 4. EV3: At this point, the DT register is empty, but the shift register is not. Writing to the DT register will clear the TDBE bit.
- 5. EV4: After receiving the ACKFAIL event from the master, the ACKFIAL=1. Writing 0 to the ACKFIAL will clear the event.
- 6. End of communication.

- 1. Wait for the master to send address
- 2. EV1: Address is matched (ADDR7F=1), and then the slave pulls the SCL bus low. Read STS1 and then STS2 by software will clear the ADDR7F bit. Wait for the master to re-send Start condition.
- 3. EV1: Address is matched (ADDR7F=1). Read STS1 and then STS2 will re-clear the ADDR7F bit. At this point, it enters transmission stage. Both DT register and shift register are empty. The TDBE




is set 1 by hardware.

- EV2: When the data is written to DT register, it is directly moved to the shift register, and SCL bus is released. The TDBE is still set 1 at this time.
- 5. EV3: At this point, the DT register is empty but the shift register is not. Writing to the DT register will clear the TDBE bit.
- 6. EV4: After receiving the ACKFAIL event from the master, ACKFIAL=1. Writing 0 to the ACKFIAL bit will clear the event.
- End of communication.

Slave receiver

Figure 11-4 shows the transfer sequence of slave receiver.

Figure 11-4 Transfer sequence of slave receiver



11.4.2 I²C master communication flow

Master mode Initialization

- Porgram input clock to generate correct timing through the CLKFREQ bit in the I2C_CTRL2 1. register;
- 2. Program I²C communication speed through the I2C CLKCTRL bit in the clock control register;
- Program the maximum rising time of bus through the I2C_TMRISE register; 3.
- 4. Program the control register1 I2C CTRL1;
- Enable peripherals, if the GENSTART bit is set, a Start condition is generated on the bus, and 5. the device enters master mode.

Slave address transmission

Slave address is divided into 7-bit and 10-bit modes. Whether it is transmitter mode or receiver mode depends on the lowest address bit.

7-bit address mode:

Transmitter: When the lowest bit of the address sent is 0, the master enters transmitter mode. Receiver: When the lowest bit of the address sent is 1, the master enters receiver mode.

10-bit address mode:


Transmitter: First send address head 0b11110xx0 (where xx refers to address [9: 8]), and then slave address [7: 0], the master enters transmitter mode.



Receiver: First send slave address head 0b11110xx0 (where xx refers to address [9:8]) and then address [7: 0], followed by the address head 0b11110xx1 (where xx refers to address [9: 8]), the master enters receiver mode.

Master transmitter

Figure 11-5 Transfer sequence of master transmitter



• 7-bit address mode:

- 1. Generate a Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit. In this case, the master enters transmit stage, and both DT register and internal shift regiser are empty. The TDBE bit is set 1 by hardware.
- 4. EV3: When the data is written to the DT register, it is directly moved to the shift register and the SCL bus is released. The TDBE bit is still set 1 at this time.
- EV4: At this point, the DT register is empty but the shift register is full. Writing to the DT register will clear the TDBE bit.
- 6. The TDBE bit is set only after the second-to-last byte is sent.
- 7. EV5: TDC=1 indicates that the byte transmission is complete. The master sends Stop condition (STOPF=1). The TDBE bit and TDC bit is cleared by hardware.
- 8. End of communication.

- 1. Generate Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV6: 10-bit address head sequence is sent. Read STS1 and write to DT register can clear the ADDRHF bit.
- 4. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit. In this case, the master enters transmit stage, and both DT register and internal shift regiser are empty. The TDBE bit is set 1 by hardware.

171517

AT32WB415 Series Reference Manual

- 5. EV3: When the data is written to the DT register, it is directly moved to the shift register and the SCL bus is released. The TDBE bit is still set 1 at this time.
- 6. EV4: At this point, the DT register is empty but the shift register is full. Writing to the DT register will clear the TDBE bit.
- 7. The TDBE bit is set only after the second-to-last byte is sent.
- 8. EV5: TDC=1 indicates that the byte transmission is complete. The master sends Stop condition (STOPF=1). The TDBE bit and TDC bit is cleared by hardware.
- 9. End of communication.


Master receiver

Data reception depends on I²C interrupt priority:

1. Very high priority

- When the second-to-last byte is being read, clear the ACKEN bit and set the GENSTOP bit in the I2C_CTRL1 register to generate Stop condition.
- If only one byte is received, clear the ADDR7F flag and set the ACKEN and GENSTOP bit in the I2C CTRL1 register.
- After the byte is received, the I2C_STS1_RDBF bit is set to 1 by hardware, and it is cleared after the software read the I2C_DT register.

Figure 11-6 Transfer sequence of master receiver



- 1. Generate a Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit. In this case, the master enters receive stage.
- 4. EV3: The RDBF bit is set 1 after the byte is received. It is cleared when the I2C_DT register is read.
- 5. EV4: The ACKEN bit is cleared and the GENSTOP is set as soon as the second-to-last byte is received.
- 6. EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C_DT register is read.
- 7. End of communication.

10-bit address mode:

- Generate Start condition (GENSTART=1) 1.
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV5: 10-bit address head sequence is sent. Read STS1 and write to DT register can clear the ADDRHF bit.
- 4. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit, and the master re-send Start condition (GENSTART=1).
- EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register. 5.
- 6. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit. The master enters receive stage at this time.
- 7. EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C DT register is read.
- EV4: The ACKEN bit is cleared and the GENSTOP is set as soon as the second-to-last byte is 8. received.
- 9. EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C DT register is read.
- 10. End of communication.
- 2. When I2C interrupt priority is not very high but the number of bytes to receive is greatter
- The third-to-last byte (N-2) is not read when being received. It is read only after the ACKEN bit in the I2C CTRL1 register is cleared when the second-to-last byte (N-1) is received. Then the second-to-last byte (N-1) is read after the GENSTOP bit in the I2C CTRL1 register is set. Afterwards, the bus starts to receive the last one byte.

Figure 11-7 Transfer sequence of master receiver when N>2 7-bit address EV1 S<mark>◀</mark> SCL Data1 DataN SCL SCL 10-bit address EV1 SCI SCI SCL SCL Stretch FV2 NA P Α DataN-2 DataN-1 DataN EV1. I2C_STS1_STARTF=1, reading STS1 and write the address to I2C_DT will RS = Repeated Start EV2. I2C_STS1_ADDR7F = 1, reading STS1 and then STS2 will clear the event A = Acknowledge EV3. I2C STS1 RDBF = 1 · read the I2C DT register to clear the event. P = Stop EV4. I2C_STS1_TDC = 1 · The I2C_DT register data is DataN-2, the internal shift register data is DataN-1, set I2C_CTRL1_ACKEN = 0, after the software reads the data DataN-2, set I2C_CTRL1_GENSTOP = 1, and then read the data DataN-1 I2C_STS1_ADDRHF= 1 ,reading STS1 and write I2C_DT register will clear the ever

- 1. Generate a Start condition (GENSTART=1)
- EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register. 2.
- EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear 3. the ADDR7F bit, and the master enters receive stage.
- EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C DT register 4.
- 5. EV4: TDC=1, the contens in the I2C_DT is N-2, and that of the shift register is N-1. The ACKEN is set 0 by software and the data N-2 is read, afterwards, the GENSTOP=1, and data N-1 is read.

131515


AT32WB415 Series Reference Manual

- EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C_DT register is read.
- 7. End of communication.

10-bit address mode:

- Generate Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- EV5: 10-bit address head sequence is sent. Read STS1 and write to DT register can clear the ADDRHF bit.
- 4. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit, and the master re-send Start condition.
- EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to the DT register.
- 6. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit, and the master enters receive stage.
- EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C_DT register is read.
- 8. EV4: TDC=1, the contens in the I2C_DT is N-2, and that of the shift register is N-1. The ACKEN is set 0 by software and the data N-2 is read, afterwards, the GENSTOP=1, and data N-1 is read.
- EV3: The RDBF bit is set 1 after receiving the byte, and it is cleared when the I2C_DT register is read.
- 10. End of communication.
- 3. When I2C interrupt priority is not very high but the number of bytes to receive is equal to 2
- Set the MACKCTRL bit in the I2C_CTRL1 register before data reception. When the address is matched, clear ACKEN bit and then the ADDR7F bit. When the TDC bit is set 1, set the GENSTOP bit in the I2C_CTRL1 register, and then read the DT register.

Figure 11-8 Transfer sequence of master receiver when N=2



7-bit address mode:

- 1. Set MACKCTRL=1 in the I2C_CTRL1 register
- 2. Generate Start condition (GENSTART=1)
- 3. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 4. EV2: Address is matched successfully (ADDR7F=1). Clear the ACKEN bit and read STS1 before reading STS2 and clearing ADDR7F bit, the master enters receive state at this time.
- 5. EV2: TDC=1, set GENSTOP=1, and then read the I2C_DT register twice.
- 6. End of communication.


• 10-bit address mode:

- Set MACKCTRL=1 in the I2C_CTRL1 register
- 2. Generate Start condition (GENSTART=1)
- 3. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- EV4: 10-bit address head is sent. Read STS1 and write to DT register can clear the ADDRHF bit.
- 5. EV2: Address is matched successfully (ADDR7F=1). Read STS1 and then STS2 will clear the ADDR7F bit, and the master re-send Start condition.
- EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to the DT register.
- 7. EV2: Address is matched successfully (ADDR7F=1). Clear the ACKEN bit and read STS1 before reading STS2 and clearing ADDR7F bit, the master enters receive state at this time.
- 8. EV3: TDC=1, set GENSTOP=1, and then read the I2C_DT register twice.
- 9. End of communication.

4. When I2C interrupt priority is not very high but the number of bytes to receive is equal to 1

 After the address is matched, clear the ACKEN bit and then ADDR7F bit, then set the GENSTOP bit in the I2C CTRL1 register. Wait until the RDBF bit is set 1 before reading the DT register.

Figure 11-9 Transfer sequence of master receiver when N=1



171517

AT32WB415 Series Reference Manual

• 7-bit address mode:

- 1. Generate a Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV2: Address is matched successfully (ADDR7F=1). Clear the ACKEN bit, read STS1 and then STS2 will clear the ADDR7F bit. Afterwards, set GENSTOP=1, the master enters receive stage at this time.
- 4. EV3: RDBF=1. It is cleared when the I2C_DT register is read.
- 5. End of communication.

• 10-bit address mode:

- 1. Generate a Start condition (GENSTART=1)
- 2. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to DT register.
- 3. EV5: 10-bit address head is sent. Read STS1 and write to DT register can clear the ADDRHF bit.
- 4. EV4: Address is matched successfully (ADDR7F=1). Read STS1 and STS2 will clear the ADDR7F bit, the master re-sends Start condition (GENSTART=1).
- 5. EV1: Start condition is ready (STARTF=1). Read STS1 and write the address to the DT register.
- 6. EV2: Address is matched successfully (ADDR7F=1). Clear the ACKEN bit, read STS1 and then STS2 will clear the ADDR7F bit. Afterwards, set GENSTOP=1, the master enters receive stage at this time.
- 7. EV3: RDBF=1. It is cleared when the I2C_DT register is read.
- 8. End of communication.

11.4.3 Data transfer using DMA

I²C data transfer can be done using DMA controller. An interrupt is generated by enabling the transfer complete interrupt bit. The DATAIEN bit in the I2C_CTRL2 register must be set 0 when using DMA for data transfer. The following sequence is for data transfer with DMA.

Transmission using DMA

- Set the peripheral address (DMA_CxPADDR= I2C_DT address)
- 2. Set the memory address (DMA CxMADDR=data memory address)
- 3. The transmission direction is set from memory to peripheral (DTD=1 in the DMA_CHCTRL register)
- 4. Configure the total number of bytes to be transferred in the DMA_CxDTCNT register
- 5. Configure other parameters such as priority, memory data width, peripheral data width, interrupts, etc in the DMA_CHCTRL register
- 6. Enable the DMA channel by setting CHEN=1 in the DMA_CxCTRL register
- 7. Enable I²C DMA request by setting DMAEN=1 in the I2C_CTRL2 register. Once the TDBE bit in the I2C_STS1 register is set, the data is loaded from the programmed memory to the I2C_DT register through DMA
- 8. When the number of data transfers, programmed in the DMA controller, is reached (DMA_CxDTCNT=0), the data transfer is complete (An interrupt is generated if enabled).
- 9. Master transmitter: Once the TDC flag is set, the STOP condition is generated, indicating that transfer is complete.

Slave transmitter: Once the ACKFAIL flag is set, clear the ACKFAIL flag, transfer is complete.

Reception using DMA

- Set the peripheral address (DMA_CxPADDR = I2C_DT address)
- 2. Set the memory address (DMA_CxMADDR = memory address)
- The transmission direction is set from peripheral to memory (DTD=0 in the DMA_CHCTRL register)
- 4. Configure the total number of bytes to be transferred in the DMA_CxDTCNT register



- Configure other parameters such as priority, memory data width, peripheral data width, interrupts, etc in the DMA_CHCTRL register
- 6. Enable the DMA channel by setting CHEN=1 in the DMA_CxCTRL register
- 7. Enable I²C DMA request by setting DMAEN=1 in the I2C_CTRL2 register. Once the RDBE bit in the I2C_STS1 register is set, the data is loaded from the I2C_DT register to the programmed memory through DMA
- 8. When the number of data transfers, programmed in the DMA controller, is reached (DMA_CxDTCNT=0), the data transfer is complete (An interrupt is generated if enabled).
- Master receiver: Clear the ACKFAIL flag, the STOP condition is generated, indicating that the transfer is complete (when the number of bytes to be transferred is greater >=2 and DMAEND=1, the NACK signal is generated automatically after transfer complete (DMA_CxDTCNT=0))

Slave receiver: Once the STOPF flag is set, clear the STOPF flag, and the transfer is complete.

11.4.4 SMBus

The System Management Bus (SMBus) is a two-wire interface through which various devices can communicate with each other. It is based on I^2C . With SMBus, the device can provide manufacturer information, tell the system its model/part number, report different types of errors and accept control parameters and so on. For more information, refer to SMBus 2.0 protocol.

Differences between SMBus and I²C

- 1. SMBus requires a minimum speed of 10 kHz for the purpose of management and monitor. It is quite easy to know whether the bus is in Idle state or not as long as a parameter is input while running on a certain transmission speed, without the need of detecting the STOP signals one after another, or even keeping STOP and other parameter monitor. There is no limit for I²C.
- 2. SMBus transmission speed ranges from 10 kHz to 100 kHz. In contrast, I2C has no minimum requirement, and its maximum speed varies from one mode to another, namely, 100 kHz in standard mode and 400 kHz in fast mode.
- 3. After reset, SMBus needs timeout (35ms), but there is no limit for I²C in this regard.

SMBus applications

- 1. The I²C interface is set in SMBus mode by setting PERMODE=1 in the I2C_CTRL1 register.
- 2. Select SMBus mode:

SMBMODE=1: SMBus host SMBMODE=0: SMBus device

3. Other configurations are the same as those of I²C.

SMBus protocols are implemented by the user software, while I^2C interface only provide the address identification of these protocols

SMBus address resolution protocol (ARP)

SMBus address conflicts can be resolved by dynamically assigning a new uique address to each device. Refer to SMBus 2.0 protocol for more information about ARP.

Setting the ARPEN bit can enable the I^2C interface to recognize the default device address (0b1100001x). However, unique device identifier (UDID) and the detailed protocol implementation should be handled by software.

SMBus host notify protocol

The slave device can send data to the master device through SMBus host notify protocol. For example, the slave can notify the host to implement ARP with this protocol. Refer to SMBus 2.0 protocol for details on SMBus host notify protocol.

When the ARP mode is enabled (ARPEN=1) in host mode (SMBMODE=1), the I^2C interface is enabled to recognize the 0b0001000x (default host address)



SMBus Alert

SMBALERT is an optional signal that connects the ALERT pin between the host and the salve. With this signal, the slave notifies the host to access the slave. SMBALERT is a wired-AND signal. For more information about SMBus Alert, refer to SMBus2.0 protocol.

The detailed sequences are as follows:

SMBus host:

- 1. Enable SMBus Alert mode by setting SMBALERT=1
- 2. Enable ALERT interrupt if necessary
- 3. When an alert event occurs on the ALERT pin (ALERT pin changes from high to low)
- 4. The host will generate ALERT interrupt if enabled
- 5. The host then processes the interrupt and accesses to all devices through ARA (Alert Response Address 0001100x) so as to get the slave addresses. Only the devices with pulled-down SMBALERT can acknowledge ARA.
- 6. The host then continues to operate based on the slave addresses available.

SMBus slave:

- 1. When an alert event occurs and the ALERT pin changes from high to low (SMBALERT=1), the slave responses to ARA (Alert Response Address) address (0001100x)
- 2. Enable ALERT interrupt if necessary (an interrupt is generated when receiving ARA address)
- 3. Wait until the host gets the slave addresses through ARA
- 4. Report its own address, but it continues to wait if the arbitration is lost.
- 5. Address is reported properly, and the ALERT pin is released (SMBALERT=0).

Packet error checking (PEC)

Packet erro checking (PEC) is used to guarantee the correctness and integrity of data transfer. This is done by using CRC-8 polynominal:

$$C(x) = x^8 + x^2 + x + 1$$

PEC calculation is enabled when PECEN=1 to check address and data. It becomes invalid when the arbitration is lost.

PEC transmission:

- Common mode: Set PECTRA=1 after the last TDBE event so that PEC is transferred after the last transmitted byte.
- DMA mode: The PEC is transferred automatically after the last transmitted byte. For example, if the number of data to be transferred is 8, then DMA_TCNTx=8.

PEC reception:

- Common mode: Set the PECTRA bit after the last RDBF event. The PECTRA must be set before the ACK pulse of the current byte is received.
- DMA mode: When receiving, it will automatically consider the last byte as PECVAL and check it. For example, if the number of data to be transferred is 8, then DMA TCNTx=9.

In reception mode, the NACK will be generated when PEC fails.



11.4.5 I2C interrupt requests

The following table lists all the I²C interrupt requests.

Interrupt event	Event flag	Enable control bit	
Start condition sent (Host)	STARTF		
Address sent (host) or address matched (slave)	ADDR7F		
10-bit address head sent (host)	ADDRHF	EVTIEN	
Data transfer complete	TDC		
Stop condition received (slave)	STOPF		
Transmit data buffer empty	TDBE	EVTIEN and	
Receive data buffer full	RDBF	DATAIEN	
SMBus alert	ALERTF		
Timeout error	TMOUT		
PEC error	PECERR		
Overload/underload	OUF	ERRIEN	
Acknowledge failure	ACKFAIL		
Arbitration lost	ARLOST		
Bus error	BUSERR		

11.4.6 I²C debug mode

When the microcontroller enters debug mode (Cortex®-M4 halted), the SMBUS timeout either continues to work or stops, depending on the I2Cx_SMBUS_TIMEOUT configuration bit in the DEBUG module.

11.512C registers

These peripheral registers must be accessed by words (32 bits).

Table 11-1 I²C register map and reset values

Register	Offset	Reset value
I2C_CTRL1	0x00	0x0000
I2C_CTRL2	0x04	0x0000
I2C_OADDR1	0x08	0x0000
I2C_OADDR2	0x0C	0x0000
I2C_DT	0x10	0x0000
I2C_STS1	0x14	0x0000
I2C_STS2	0x18	0x0000
I2C_CLKCTRL	0x1C	0x0000
I2C_TMRISE	0x20	0x0002



11.5.1 Control register1 (I2C_CTRL1)

Bit	Register	Reset value	Type	Description
				I ² C peripheral reset
				0: I ² C peripheral is not at reset state.
Bit 15	RESET	0x0	rw	1: I ² C peripheral is at reset state.
				Note: This bit can be used only when the BUSYF bit is "1",
				and no Stop condition is detected on the bus.
Bit 14	Reserved	0x0	resd	Kept at its default value.
				SMBus alert pin set
Bit 13	SMBALERT	0x0	rw	This bit is set or cleared by software. It is cleared by hardware when I2CEN=0.
				0: SMBus alert pin high.
				1: SMBus alert pin low.
-				Request PEC transfer enable
Bit 12	PECTEN	0x0	D4/	This bit is set or cleared by software. It is cleared by hardware after PECTEN is sent, or under Start/Stop
DIL 12	PECIEN	UXU	rw	condition.
				0: No PEC transfer
				1: PEC transfer
				Master receive mode acknowledge control
				0: ACKEN bit controls ACK of the current byte being transferred
Bit 11	MACKCTRL	0x0	rw	1: ACKEN bit controls ACK of the next byte to be transferred.
				This bit is used only when the number of bytes to receive is equal to 2 so as to ensure that the host responds to ACK
				in time.
				Acknowledge enable
				This bit is set or cleared by software.
Bit 10	ACKEN	0x0	rw	0: Disabled (no acknowldge sent)
				1: Enabled (acknowledge sent)
				Generate stop condition
		0x0		This bit is set or cleared by software. It is cleared when a Stop condition is detected. It is set by hardware when a
Bit 9	GENSTOP		rw	timeout error is detected. 0: No Stop condition is generated.
				1: Stop condition is generate.
				The salve releases the SCL and SDA lines when this bit is
				set in slave mode.
				Generate start condition
Bit 8	GENSTART	0x0	rw	This bit is set or cleared by software. It is cleared when a Start condition is sent.
				0: No Start condition is generated.
				1: Start condition is generated.
				Clock stretching mode
Bit 7	STRETCH	0x0	rw	0: Enabled
				1: Disabled
				General call address enable
Bit 6	GCAEN	0x0	rw	0: Enabled
				1: Disabled
				PEC calculation enable
Bit 5	PECEN	0x0	rw	0: Disabled
				1: Enabled
Bit 4	ARPEN	0x0	rw	SMBus address resolution protocol enable
	-			· · · · · · · · · · · · · · · · · · ·



				0: Disabled
				1: Enabled
				SMBus host: response to host address 0001000x
				SMBus slave: response to default device address 0001100x
				SMBus device mode
Bit 3	SMBMODE	0x0	rw	0: SMBus slave
				1: SMBus host
Bit 2	Reserved	0x0	resd	Forced to be 0 by hardware.
		0x0		I ² C peripheral mode
Bit 1	PERMODE		rw	0: I ² C mode
				1: SMBus mode
				I ² C peripheral enable
				0: Disabled
				1: Enabled
Bit 0	I2CEN	0x0	rw	All bits are cleared as $I2CEN = 0$ at the end of the communication.
				In master mode, this bit must not be cleared before the end of the communication.

Note: When the GENSTART, GENSTP or PECTEN bit is set, the I2C_CTRL1 cannot be written by software until the corresponding bit has been cleared by hardware,otherwise, a second GENSTART, GENSTP or PECTEN request may be set.

11.5.2 Control register2 (I2C_CTRL2)

Bit	Register	Reset value	Type	Description
Bit 15: 13	Reserved	0x0	resd	Forced to be 0 by hardware.
				End of DMA transfer
Bit 12	DMAEND	0x0	rw	0: The next DMA transfer is no the last one.
				1: The next DMA transfer is the last one.
				DMA transfer enable
3it 11	DMAEN	0x0	rw	0: Disabled
				1: Enabled
				Data transfer interrupt enable
D:: 40	DATAICNI	0.0		An interrupt is generated when TDBE =1 or RDBF=1.
Bit 10	DATAIEN	0x0	rw	0: Disabled
				1: Enabled
				Event interrupt enable
				0: Disabled
				1: Enabled
				An interrupt is generated in the following conditions:
				– STARTF = 1 (Master mode)
Bit 9	EVTIEN	0x0	rw	ADDR7F = 1 (Master/slave mode)
				ADDRHF= 1 (Master mode)
				– STOPF = 1 (Slave mode)
				– TDC = 1, but no TDBE or RDBF event
				– If DATAIEN = 1, the TDBE event is 1.
				– If DATAIEN = 1, the RDBF event is 1.
				Error interrupt enable
				0: Disabled
				1: Enabled
3it 8	ERRIEN	0x0	rw	An interrupt is generated in the following conditions:
				– BUSERR = 1
				– ARLOST = 1
				- ACKFAIL = 1



				– OVER = 1
				– PECERR = 1
				– TMOUT = 1
				– ALERTF = 1
				I ² C input clock frequency
				Correct input clock frequency must be set to generate correct timings. The range allowed is between 2 MHz and 120 MHz.
Bit 7: 0	CLKFREQ	0x00	rw	2: 2MHz
				3: 3MHz
				120: 120MHz

11.5.3 Own address register1 (I2C_OADDR1)

Bit	Register	Reset value	Type	Description
	ADDR1MODE	0x0		Address mode
Bit 15			rw	0: 7-bit address
				1: 10-bit address
Bit 14: 10	Reserved	0x00	resd	Kept at its default value.
Bit 9: 0	ADDR1	0x000	rw	Own address1
				In 7-bit address mode, bit 0 and bit [9: 8] don't care.

11.5.4 Own address register2 (I2C_OADDR2)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x00	resd	Kept at its default value.
D:: 7 4	ADDDO	0x00	rw	Own address 2
Bit 7: 1	ADDR2			7-bit address
				Own address 2 enable
Bit 0	ADDDOEN	0x0	rw	0: In 7-bit address mode, only OADDR1 is recognized.
	ADDR2EN			1: In 7-bit address mode, both OADDR1 and OADDR2 are recognized.

11.5.5 Data register (I2C_DT)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x00	resd	Kept at its default value
				This field is used to store data received or to be transferred.
Bit 7: 0	DT[7: 0] 0x00			Transmitter mode: Data transfer starts automatically when a byte is written to the DT register. Once the transfer starts (TDE=1), I ² C will keep a continuous data transfer flow if the next data to be transferred is written to the DT register in a timely manner.
		rw	Receiver mode: Btyes received are copied into the DT register (RDNE=1). A continuous data transfer flow can be maintained if the DT register is read before the next word is received (RDNE=1).	
			Note: If an ARLOST event occurs on ACK pulse, the received byte is not copied into the data register, so it cannot be read.	

2023.08.02 Page 134 Rev 2.03



11.5.6 Status register1 (I2C_STS1)

SMBus alert flag In SMBus host mode: 0: No SMBus alert 1: SMBus alert vent is received. In SMBus slave mode: It indicates the receiving status of the default address (0001100x) 0: Default device address is not received. 1: Default device address is not received. 1: Default device address is not received. 1: Default device address is received. 1: Default device address is not received. 1: Default device address is not received. 1: Timeout 1: Timeout 1: Timeout 1: Timeout 1: Timeout 1: This bit is cleared by software, or by har levels and the second of the second	dware wher
O: No SMBus alert 1: SMBus alert event is received. In SMBus slave mode: It indicates the receiving status of the default address (0001100x) O: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag O: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Sit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag O: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: O: Normal 1: Underload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload This bit is cleared by software, or by har I2CEN overload	dware wher
1: SMBus alert event is received. In SMBus slave mode: It indicates the receiving status of the default address (0001100x) 0: Default device address is not received. 1: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload This bit is cleared by software, or by har I2CEN=0. Normal 1: Overload This bit is cleared by software, or by har I2CEN=0. Normal 1: Overload This bit is cleared by software, or by har I2CEN=0. It is software. Overload This bit is cleared by software, or by har I2CEN=0. It is software, or by har I2CEN=0. It is marked is address is not received. It is cleared by software. It is marked is address is not received. It is cleared by software. It is marked is address is not received. It is cleared by software. It is marked is address is not received. It is cleared by software, or by har in the default address is not received. It is cleared by software, or by har in the default address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is default ever is address is not received. It is	dware wher
In SMBus slave mode: It indicates the receiving status of the default address (0001100x) 0: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload This bit is cleared by software, or by har I2CEN=0. Normal 1: Overload This bit is cleared by software, or by har I2CEN=0. Normal 1: Overload This bit is cleared by software, or by har I2CEN=0. Normal 1: Overload This bit is cleared by software, or by har I2CEN=0.	dware wher
ALERTF 0x0 rw0c It indicates the receiving status of the default address (0001100x) 0: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload This bit is cleared by software, or by har I2CEN=0. Overload This bit is cleared by software, or by har I2CEN=0. Overload This bit is cleared by software, or by har I2CEN=0. Overload This bit is cleared by software, or by har I2CEN=0.	dware wher
address (0001100x) 0: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har I2CEN=0.	dware wher
0: Default device address is not received. 1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload This bit is cleared by software, or by har I2CEN=0. OVERIBLE OF THE OWN IN THE	dware wher
1: Default device address is received. This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har I2CEN=0.	dware wher
This bit is cleared by software, or by har I2CEN=0. SMBus timeout flag 0: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	dware wher
Bit 14 TMOUT Ox0 TWOC	dware wher
O: No timeout error. 1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved	
1: Timeout This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS mote: PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload This bit is cleared by software, or by har in the software is cleared by software.	
This bit is cleared by software, or by har I2CEN=0. Note: This function is valid only in SMBUS m Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
Bit 13 Reserved 0x0 resd Kept at its default value. PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	ode.
PEC receive error flag 0: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
O: No PEC error 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF Ox0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
PECERR 0x0 rw0c 1: PEC error occurs. This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
This bit is cleared by software. Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
Overload / underload flag In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
In transmission mode: 0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
0: Normal 1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
1: Underload Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
Bit 11 OUF 0x0 rw0c In reception mode: 0: Normal 1: Overload This bit is cleared by software, or by har	
0: Normal 1: Overload This bit is cleared by software, or by har	
1: Overload This bit is cleared by software, or by har	
This bit is cleared by software, or by har	
·	
120217-0.	dware wher
Acknowledge failure flag	
0: No acknowledge failure	
1: Acknowledge failure occurs. Bit 10 ACKFAIL 0x0 rw0c	
Set by hardware when no acknowledge is ref	urned.
This bit is cleared by software, or by har I2CEN=0.	dware wher
Arbitration lost flag	
0: No arbitration lost is detected.	
1: Arbitration lost is detected.	
Bit 9 ARLOST 0x0 rw0c This bit is cleared by software, or by har I2CEN=0.	dware wher
On ARLOST even, the I ² C interface switc mode automatically.	nes to slave
Bus error flag	
0: No Bus error occurs.	
1: Bus error occurs.	
Bit 8 BUSERR 0x0 rw0c Set by hardware when the interface detects Start or Stop condition.	
This bit is cleared by software, or by har I2CEN=0.	a misplaced
Bit 7 TDBE 0x0 ro Transmit data buffer empty flag	



In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
shift register. The data register is empty, now. This flag is set when the DT register is empty, and cleared when writing to the DT register. Note: The TDBE bit is not cleared by writing the first data to be transmitted, or by writing data when the DT cips set, since the data register is still empty at this time. Receive data buffer full flag 0: Data register is empty. Bit 6 RDBF 0x0 ro 1: Data register is still (data received) This flag is cleared when the DT register is read. The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 read Kept at its default value. Stop condition generation complete flag 0: No Stop condition generation complete flag 0: No Stop condition is detected. 1: Stop condition generation complete flag 0: No Stop condition generation complete flag 0: Master 9-8 bit address head match 1: Mast					shift register (the data is still loaded with the data at this
when withing to the DT register. Note: The TDBE bit is not cleared by writing the first data to be transmitted, or by writing data when the TDC is set, since the data register is still empty at this time. Receive data buffer full flag 0: Data register is sempty. Bit 6 RDBF 0x0 ro 1: Data register is still (data received) This flag is cleared when the DT register is read. The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 resd Kept at its default value. Stop condition generation complete flag 0: No Stop condition is detected. 1: Stop condition completed (shift register is end) the data register is end the data register is end by stop data and the data register is not read yet (RDBF=1) In transmission mode, w					<u> </u>
be transmitted, or by writing data when the TDC is set, since the data register is altill empty at this time. Receive data buffer full flag 0: Data register is empty. 1: Data register is empty. 1: Data register is full (data received) This flag is cleared when the DT register is read. The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 reside the part of					
Bit 6 RDBF 0x0 ro 1: Data register is empty.					to be transmitted, or by writing data when the TDC is set,
Bit 6 RDBF 0x0 ro 1: Data register is full (data received) This flag is cleared when the DT register is read. The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 resd Kept at its default value. Stop condition generation complete flag 0: No Stop condition is detected. 1: Stop condition is detected. 1: Stop condition is detected. Bit 4 STOPF 0x0 ro This bit is set by hardware when a Stop condition is detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head mismatch 1: Master 9-8 bit address head match 1: Master 9-8 bit address					Receive data buffer full flag
This flag is cleared when the DT register is read. The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 resd Kept at its default value. Stop condition generation complete flag 0: No Stop condition is detected. 1: Stop condition is detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head match flag 0: Master 9-8 bit address head mismatch 1: Master 9-8 bit address head mismatch 2: Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host mode or received in slave mode Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					0: Data register is empty.
The RDBF bit is not set at ARLOST event. Bit 5 Reserved 0x0 resd Kept at its default value. Stop condition is detected. 1: Stop condition is detected. This bit is set by hardware when a Stop condition is detected on the bus by the slave if ACKEN-1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head mismatch 1: Master 9-8 bit address head mismatch 1: Master 9-8 bit address head mismatch 1: Master 9-8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN-D. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. Bit 2 TDC 0x0 ro To When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is openeration.	Bit 6	RDBF	0x0	ro	1: Data register is full (data received)
Bit 5 Reserved Ox0 resd Kept at its default value.					This flag is cleared when the DT register is read.
Stop condition generation complete flag 0: No Stop condition is detected. 1: It is cleared by reading STS1 register followed by writing to the CTRL1 register. 1: Master 9-8 bit address head match flag 0: Master 9-8 bit address head match flag 0: Master 9-8 bit address head match 1: Detected by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN-0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer is completed yet (the shift register still holds data) 1: Data transfer is completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag					The RDBF bit is not set at ARLOST event.
Dit 4 STOPF Ox0 To This bit is set by hardware when a Stop condition is detected. 1: Stop condition is detected. This bit is set by hardware when a Stop condition is detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head match flag 0: Master 9-8 bit address head match 1: Master 9-8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not read yet (RDBF=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generated.	Bit 5	Reserved	0x0	resd	Kept at its default value.
1: Stop condition is detected. Bit 4 STOPF 0x0 ro This bit is set by hardware when a Stop condition is detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head match flag 0: Master 9-8 bit address head mismatch 1: Master 9-8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition is generated.	-				Stop condition generation complete flag
Bit 4 STOPF 0x0 ro This bit is set by hardware when a Stop condition is detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head match flag 0: Master 9-8 bit address head match 11: Despite 11:					0: No Stop condition is detected.
detected on the bus by the slave if ACKEN=1. It is cleared by reading STS1 register followed by writing to the CTRL1 register. Master 9-8 bit address head match flag 0: Master 9-8 bit address head match 1: Data transfer something the sent of the STS1 register is read by a write to the CTRL1 register is sent py master in 10-bit address mode. Data transfer somplete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is oneerated.					1: Stop condition is detected.
bit 3 ADDRHF 0x0 ro Bit 3 ADDRHF 0x0 ro It is address head match flag 0: Master 9~8 bit address head mismatch 1: Master 9~8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generated.	Bit 4	STOPF	0x0	ro	
Bit 3 ADDRHF 0x0 ro Rotarre 9~8 bit address head mismatch 1: Master 9~8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generated.					
1: Master 9~8 bit address head match Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					Master 9~8 bit address head match flag
Bit 3 ADDRHF Ox0 To Set by hardware when the first byte is sent by master in 10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					0: Master 9~8 bit address head mismatch
10-bit address mode. Cleared by a write to the CTRL1 register after the STS1 register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					1: Master 9~8 bit address head match
register is read by software, or by hardware when PEN=0. Note: The ADDR10 bit is not set after a NACK reception. Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0-7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.	Bit 3	ADDRHF	0x0	ro	
Data transfer complete flag 0: Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					register is read by software, or by hardware when PEN=0.
Die Data transfer is not completed yet (the shift register still holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
holds data) 1: Data transfer is completed (shift register is empty) This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
This bit is cleared automatically by read or write access to the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generated.					holds data)
the DT reginser, or when a Start or Stop condition is received. When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
When STRETCH=0 In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.			0x0		the DT reginser, or when a Start or Stop condition is
Bit 1 ADDR7F 0x0 ro Bit 1 ADDR7F 0x0 ro Start condition generated. In reception mode, when a new byte (including ACK pulse) is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.	Bit 2	TDC		ro	1 2 2 2 1 2 2 2
is received and the data register is not read yet (RDBF=1) In transmission mode, when a new byte is sent and the data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
data register is not written yet (TDBE=1) The TDC is set under both conditions. 0~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					is received and the data register is not read yet (RDBF=1)
Bit 1 ADDR7F 0x0 ro Bit 1 ADDR7F 0x0 ro O~7 bit address match flag 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					data register is not written yet (TDBE=1)
Bit 1 ADDR7F 0x0 ro 0: Address is not sent in host ode or received in slave mode 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					The TDC is set under both conditions.
Bit 1 ADDR7F 0x0 ro 1: Address is sent in host mode or address is received in slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					G
Bit 1 ADDR7F 0x0 ro slave mode. Cleared by read access to STS2 register after the software reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.					
reads STS1 register. Note: the ADDR7F bit is not set after a NACK reception. Start condition generation complete flag 0: No Start condition is generated.	Bit 1	ADDR7F	0x0	ro	
Start condition generation complete flag 0: No Start condition is generated.					
0: No Start condition is generated.					Note: the ADDR7F bit is not set after a NACK reception.
0: No Start condition is generated.					Start condition generation complete flag
	Bit 0				
Bit 0 STARTF 0x0 ro 1: Start condition is generated.		OTA DTE	00		0: No Start condition is generated.
Cleared by write access to the DT register after the	Bit 0	STARTF	0x0	ro	-



software reads the STS1 register.

11.5.7 Status register2 (I2C_STS2)

Bit	Register	Reset value	Type	Description
				PEC value
Bit 15: 8	PECVAL	0x00	ro	Cleared when PECEN is reset.
				Received address 2 flag
				0: Received address matches the contents of OADDR1
Bit 7	ADDR2F	0x0	ro	1: Received address matches the contents of OADDR2
				Cleared when a Stop/Start condition is received, or by hardware when I2CEN=0.
				SMBus host address reception flag
				0: SMBus host address is not received.
Bit 6	HOSTADDRF	0x0	ro	1: SMBus host address is received.
				Cleared when a Stop/Start condition is received, or by hardware when I2CEN=0.
				SMBus device address reception flag
				0: SMBus device address is not received.
Bit 5	DEVADDRF	0x0	ro	1: SMBus device address is received.
				Cleared when a Stop/Start condition is received, or by hardware when I2CEN=0.
				General call address reception flag
				0: General call address is not received.
Bit 4	GCADDRF	0x0	ro	1: General call address is received.
				Cleared when a Stop/Start condition is received, or by hardware when I2CEN=0.
Bit 3	Reserved	0x0	resd	Keep at its default value.
		0x0	ro	Transmission direction flag
Bit 2	DIRF			0: Data reception
DIL Z	DIM			1: Data transmission
				Cleared by hardware when a Stop condition is received.
				Bus busy flag transmission mode
Bit 1				0: Bus idle
	BUSYF	0x0	ro	1: Bus busy
				Set by hardware on detection of SDA/SCL low, and cleared by hardware on detection of a Stop condition.
Bit 0	TRMODE	0x0		Transmission mode
			ro	0: Slave mode
				1: Master mode
				Set by hardware when the GENSTART is set and a Start condition is sent. Cleared by hardware when a Stop condition is detected.

11.5.8 Clock control register (I2C_ CLKCTRL)

Bit	Register	Reset value	Type	Description
				Speed mode selection
				0: Standard mode (up to 100 kHz)
Bit 15	SPEEDMODE	0x0	rw	1: Fast mode (up to 400 kHz)
				In fast mode, an accurate 400kHz clock is generated when the I^2C clock frequency is an integer multiple of 10MHz.
				Fast mode duty cycle
Bit 14	DUTYMODE	0x0	rw	0: The ratio of High to low is 1:2.
				1: The ratio of low to high is 9:16.
Bit 13: 12	Reserved	0x0	resd	Kept at its default value.
-				



Bit 11: 0

SPEED

AT32WB415 Series Reference Manual

I²C bus speed config

In standard mode:

High level= SPEED x T_{I2C_CLK} Low level= SPEED x T_{I2C_CLK}

In fast mode: DUTYMODE = 0:

High level= SPEED x T_{I2C_CLK} x 1 Low level= SPEED x T_{I2C_CLK} x 2

DUTYMODE = 1:

High level= SPEED x T_{I2C_CLK} x 9 Low level= SPEED x T_{I2C_CLK} x 16

The minimum value allowed in standard mode is 4. In fast

mode, the minimum value allowed is 1.

The CLKCTRL register can be configured only when the

I2C is disabled (I2CEN=0).

Note: The I2C_CLKCTRL register can be configured only when the I2C is disabled (I2CEN=0).

rw

0x000




12 Universal synchronous/asynchronous receiver/transmitter (USART)

12.1USART introduction

The universal synchronous/asynchronous receiver/transmitter (USART) serves an interface for communication by means of various configurations and peripherals with different data formats. It supports asynchronous full-duplex and half-duplex as well as synchronous transfer. With a programmable baud rate generator, USART offers up to 9.375 MBits/s of baud rate by setting the system frequency and frequency divider, which is also convenient for users to configure the required communication frequency.

In addition to standard NRZ asynchronous and synchronous receiver/transmitter communication protocols, USART also supports widely-used serial communication protocols such as LIN (Local Interconnection Network), IrDA (Infrared Data Association) SIRENDEC specification, Asynchronous SmartCard protocol defined in ISO7816-3 standard, and CTS/RTS (Clear To Send/Request To Send) hardware flow operation.

It also allows mutli-processor communication, and supports silent mode waken up by idle frames or ID matching to build up a USART network. Meanwhile, high-speed communication is possible by using DMA.



USART main features:

- Programmable full-duplex or half-duplex communication
 - Full-duplex, asynchronous communication
 - Half-duplex, single communication

*-*131≡3Y

AT32WB415 Series Reference Manual

- Programmable communication modes
 - NRZ standard format (Mark/Space)
 - LIN (Local Interconnection Network):
 - IrDA SIR:
 - —Asynchronous SmartCard protocol defined in ISO7816-3 standard: Support 0.5 or 1.5 stop bits in Smartcard mode
 - RS-232 CTS/RTS (Clear To Send/Request To Send) hardware flow operation
 - Multi-processor communication with silent mode (waken up by configuraing ID match and bus idle frame)
 - Synchronous mode
- Programmable baud rate generator
 - Shared by transmission and reception, up to 9.375 MBits/s
- Programmable frame format
 - Programmable data word length (8 bits or 9 bits)
 - Programmable stop bits-support 1 or 2 stop bits
 - Programmable parity control: transmitter with parity bit transmission capability, and receiver with received data parity check capability
- Programmable DMA multi-processor communication
- Programmable separate enable bits for transmitter and receiver
- Programmable output CLK phase, polarity and frequency
- Detection flags
 - Receive buffer full
 - Transmit buffer empty
 - Transfer complete flag
- Four error detection flags
 - Overrun error
 - Noise error
 - Framing error
 - Parity error
- Programmable 10 interrupt sources with flags
 - CTSF changes
 - LIN break detection
 - Transmit data register empty
 - Transmission complete
 - Receive data register full
 - Idle bus detected
 - Overrun error
 - Framing error
 - Noise error
 - Parity error



12.2 Full-duplex/half-duplex selector

The full-duplex and half-duplex selector enables USART to perform data exchanges with peripherals in full-duplex or half-duplex mode, which is achieved by setting the corresponding registers.

In two-wire unindirectional full-duplex mode (by default), TX pin is used for data output, while the RX pin is used for data input. Since the transmitter and receiver are independent of each other, USART is allowed to send/receive data at the same time so as to achieve full-duplex communication.

When the HALFSEL is set 1, the single-wire bidirectional half-duplex mode is selected for communication. In this case, the LINEN, CLKEN, SCMEN and IRDAEN bits must be set 0. RX pin is inactive, while TX and SW_RX are interconnected inside the USART. For the USART part, TX pins is used for data output, and SW_RX for data input. For the peripheral part, bidirectional data transfer is executed through IO mapped by TX pin.

12.3 Mode selector

12.3.1 Introduction

USART mode selector allows USART to work in different operation modes through software configuration so as to enable data exchanges between USART and peripherals with different communication protocols.

USART supports NRZ standard format (Mark/Space), by default. It also supports LIN (Local Interconnection Network), IrDA SIR (Serial Infrared), Asynchronous Smartcard protocol in ISO7816-3 standard, RS-232 CTS/RTS (Clear To Send/Request To Send) hardware flow operation, silent mode and synchronous mode, depending on USART mode selection configuration.

12.3.2 Configuration procedure

Selection of operation mode is done by following the configuration process listed below. In addition, such configuration method, along with that of receiver and transmitter described in the subsequent sections, are used to make USART initialization configuration.

1. LIN mode:


Parameters configuration: LINEN=1, CLKEN=0, STOPBN[1: 0]=0, SCMEN=0, SLHDEN=0, IRDAEN=0 and DBN=0.

LIN master has break fram transmission capability, and thus it is able to send 13-bit low-level LIN synchronous break frame by setting SBF=1.

Similarly, LIN slave has break frame detection capability, and thus it is able to detect 11-bit or 10-bit break fame, depending on whether BFBN=1 or BFBN=0.

Figure 12-2 BFF and FERR detection in LIN mode





2. Smartcard mode:


Parameters configuration: SCMEN=1, LINEN=0, SLHDEN=0, IRDAEN=0, CLKEN=1, DBN=1, PEN=1, and STOPBN[1: 0]=11.

The polarity, phase and pulse number of the clock can be configured by setting the CLKPOL, CLKPHA and LBCP bits (Refer to Synchronous mode for details).

The assertion of the TDC flag can be delayed by setting the SCGT[7: 0] bit (guard time bit). The TDF bit can be asserted high after the guard time counter reaches the value programmed in the SCGT[7: 0] bit.


The Smartcard is a single-wire half duplex communication protocol. The SCNACKEN bit is used to select whether to send NACK when a p arity error occurs. This is to indicate to the Smarcard that the data has not been correctly received

Figure 12-3 Smartcard frame format



3. Infrared mode:

Parameters configuration: IRDAEN=1, CLKEN=0, STOPBN[1: 0]=0, SCMEN=0 and SLHDEN=0. The infrared low-power mode can be enabled by setting IRDALP=1. In normal mode the transmitted pulse width is specified as 3/16 bit. In infrared low-power mode, the pulse width can be configurable. And the ISDIV[7:0] bit can be used to achieve the desired low-power frequency.




4. Hardware flow control mode:

RTS and CTS flow control can be enabled by setting RTSEN=1 and CTSEN=1, respectively. This is to control serial data flow between two devices.

RTS: the RTS becomes active (pull-down means low) as soon as the USART receiver is ready to receive a data. When the data has arrived (starts at each STOP bit) in the receive register, the RTS bit is set, indicating request to stop data transfer at the end of current frame.


CTS: the USART transmitter checks the CTS input before sending next frame. The next data is sent if CTS is active (when low); if CTS becomes inactive (when hihg) during transmission, it stops sending at the end of current transfer.



5. Mute mode:.


Mute mode can be entered by setting RM=1. It is possible to wake up from silent mode by setting WUM=1 (ID match) and WUM=0 (idle bus), respectively. The ID[3: 0] is configurable. When ID match is selected, if the MSB of data bit is set to 1, it indicates that the current data is ID, and the four LSB represent ID value.

Figure 12-6 Mute mode using idle ine or address mark detection




6. Synchronous mode:

By setting the CLKEN bit to 1, synchronous mode and clock pin output are enabled. Select CK pin high or low in idle state by setting the CLKPOL bit (1 or 0). Whether to sample data on the second or the first edge of the clock depends on the CLKPHA bit (1 or 0). The LBCP bit (1 or 0) is used to select whether to output clock on the last data bit. And the ISDIV[4: 0] is used to select the required clock output frequency.




12.4USART frame format and configuration


USART data frame consists of start bit, data bit and stop bit, with the last data bit being as a parity bit. USART idle frame size is equal to that of the data frame under current configuration, but all bits are 1. USART break frame size is the current data frame size plus its stop bit. All bits before the stop bit are 0. The DBN bit is used to program 8-bit (DBN=0) or 9-bit (DBN=1) data bits.



The STOPBN bit is used to program one bit (STOPBN=00), 0.5-bit (STOPBN=01), 2-bit (STOPBN=10) and 1.5-bit (STOPBN=11) stop bits.

Set the PEN bit will enable parity control. PSEL=1 indicates Odd parity, while PSEL=0 for Even parity. Once the parity control is enabled, the MSB of the data bit will be replaced with parity bit, that is, the valid data bits are reduced by one bit.







12.5 DMA transfer introduction

Enable transmit data buffer and receive data buffer using DMA to achieve continuous high-speed transmission for USART, which is detailed in subsequent sections. For more information on specific DMA configuration, refer to DMA chapter.

12.5.1 Transmission using DMA

- 1. Select a DMA channel: Select a DMA channel from DMA channel map table described in DMA chapter.
- Configure the destination of DMA transfer: Configure the USART_DT register address as the destination address bit of DMA transfer in the DMA control register. Data will be sent to this address after transmit request is received by DMA.
- 3. Configure the source of DMA transfer: Configure the memory address as the source of DMA transfer in the DMA control register. Data will be loaded into the USART_DT register from the memory address after transmit request is received by DMA.
- Configure the total number of bytes to be transferred in the DMA control register (TMRx_DMACTRL).
- 5. Configure the channel priority of DMA transfer in the DMA control register (TMRx_DMACTRL).
- 6. Configure DMA interrupt generation after half or full transfer in the DMA control register (TMRx_DMACTRL).
- 7. Enable DMA transfer channel in the DMA control register (TMRx_DMACTRL).

12.5.2 Reception using DMA

- 1. Select a DMA transfer channel: Select a DMA channel from DMA channel map table described in DMA chapter.
- 2. Configure the destination of DMA transfer: Configure the memory address as the destination of DMA transfer in the DMA control register. Data will be loaded from the USART_DT register to the programmed destination after reception request is received by DMA.
- 3. Configure the source of DMA transfer: Configure the USART_DT register address as the source of DMA transfer in the DMA control register. Data will be loaded from the USART_DT register to the programmed destination after reception request is received by DMA.
- 4. Configure the total number of bytes to be transferred in the DMA control register (TMRx_DMACTRL).
- 5. Configure the channel priority of DMA transfer in the DMA control register (TMRx_DMACTRL).
- 6. Configure DMA interrupt generation after half or full transfer in the DMA control register (TMRx_DMACTRL).
- 7. Enable a DMA transfer channel in the DMA control register (TMRx_DMACTRL).



12.6 Baud rate generation

12.6.1 Introduction

USART baud rate generator uses an internal counter based on PCLK. The DIV (USART BAUDR [15:0] register) represents the overflow value of the counter. Each time the counter is full, it denotes one-bit data. Thus each data bit width refers to PCLK cycles x DIV.

The receiver and transmitter of USART share the same baud rate generator, and the receiver splits each data bit into 16 equal parts to achieve oversampling, so the data bit width should not be less than 16 PCLK periods, that is, the DIV value must be equal to or greater than 16.

12.6.2 Configuration

User can program the desired baud rate by setting different system clocks and writing different values into the USART BAUDR register. The calculation format is as follows:

$$\frac{\text{TX}}{\text{RX}}$$
 band rate = $\frac{f_{CK}}{\text{DIV}}$

 $\frac{\text{TX}}{\text{RX}}baud \ \ rate = \frac{f_{CK}}{\text{DIV}}$ Where, f_{CK} refers to the system clock of USART (i.e. PCLK1/PCLK2)

Note: 1. Write access to the USART_BAUDR register before UEN. The baud rate register value should not be altered when UEN=1.

2. When USART receiver or transmitter is disabled, the internal counter will be reset, and baud rate interrupt will occur.

Tahla 12-1	Frror	calculation	for	haud	rato
Table 12-1		Calculation	101	pauu	rate

Baud rate fPCLK=36MHz		MHz	fPCLK=72MHz				
No.	Kbps	Actual	Value programmed in the baud register	Error %	Actual	Value programmed in the baud register	Error %
1	2.4	2.4	15000	0%	2.4	30000	0%
2	9.6	9.6	3750	0%	9.6	7500	0%
3	19.2	19.2	1875	0%	19.2	3750	0%
4	57.6	57.6	625	0%	57.6	1250	0%
5	115.2	115.384	312	0.15%	115.2	625	0%
6	230.4	230.769	156	0.16%	230.769	312	0.16%
7	460.8	461.538	78	0.16%	461.538	156	0.16%
8	921.6	923.076	39	0.16%	923.076	78	0.16%
9	2250	2250	16	0%	2250	32	0%
10	4500	NA	NA	NA	4500	16	0%

Taking a baud rate of 115.2Kbps as an example, if fPCLK=36MHz, the value in the baud register should be set to 312(0x38). Based on formula, the calculated baud rate (acutal) is 36000000 / 312 = 115384 = 115.384Kbps. The % error between the desired and actual value is calculated based on the formula: (Calculated actual result-Desired)/desired baud rate*100%, that is, (115.384 - 115.2) / 115.2 * 100% = 0.15%.

12.7 Transmitter

12.7.1 Transmitter introduction

USART transmitter has its individual TEN control bit. The transmitter and receiver share the same baud rate that is programmable. There is a transmit data buffer (TDR) and a transmit shift register in the USART. The TDBE bit is set whenever the TDR is empty, and an interrupt is generated if the TDBEIEN

The data written by software is stored in the TDR register. When the shift register is empty, the data will be moved from the TDR register to the shift register so that the data in the transmit shift register is output on the TX pin in LSB mode. The output format depends on the programmed frame format.

If synchronous transfer or clock output is selected, the clock pulse is output on the CK pin. If the hardware flow control is selected, the control signal is input on the CTS pin.

Note: 1. The TEN bit cannot be reset during data transfer, or the data on the TX pin will be corrupted.




2. After the TEN bit is enabled, the USART will automatically send an idle frame.



12.7.2 Transmitter configuration

- 1. USART enable: Set the UEN bit.
- 2. Full-duplex/half-duplex configuration: Refer to 12.2 Full-duplex/half-duplex selector.
- 3. Mode configuration: Refer to 12.3 Mode selector.
- 4. Frame format configuration: Refer to 12.4 USART frame format and configuration.
- 5. Interrupt configuration: Refer to 12.9 Interrupt requests.
- 6. DMA transmission configuration: If the DMA mode is selected, the DMATEN bit (bit 7 in the USART_CTRL3register) is set, and configure DMA register accordingly.
- 7. Baud rate configuration: Refer to 12.6 Baud rate generation.
- 8. Transmitter enable: When the TEN bit is set, the USART transmitter will send an idle frame.
- 9. Write operation: Wait unit the TDBE bit is set, the data to be transferred will be loaded into the USART_DT register (This operatin will clear the TDBE bit). Repeat this step in non-DMA mode.
- 10. After the last data expected to be transferred is written, wait until the TDC is set, indicating the end of transfer. The USART cannot be disabled before the flag is set, or transfer error will occur.
- 11. When TDC=1, read access to the USART_STS register and write access to the USART_DT register will clear the TDC bit; This bit can also be cleared by writing "0", but this is valid only in DMA mode.



12.8 Receiver

12.8.1 Receiver introduction

USART receiver has its individual REN control bit (bit 2 in the USART_CTRL1 register). The transmitter and receiver share the same baud rate that is programmable. There is a receive data buffer (RDR) and a receive shift register in the USART.

The data is input on the RX pin of the USART. When a valid start bit is detected, the receiver ports the data received into the receive shift register in LSB mode. After a full data frame is received, based on the programmed frame format, it will be moved from the receive shift register to the receive data buffer, and the RDBF is set accordingly. An interrupt is generated if the RDBFIEN is set.

If hardware flow control is selected, the control signal is output on the RTS pin.

During data reception, the USART receiver will detect whether there are errors to occur, including framing error, overrun error, parity check error or noise error, depending on software configuration, and



whether there are interrupts to generate using the interrupt enable bits.

12.8.2 Receiver configuration

Configuration procedure:

- 1. USART enalbe: UEN bit is set.
- 2. Full-duplex/half-duplex configuration: Refer to 12.2 Full-duplex/half-duplex selector.
- 3. Mode configuration: Refer to 12.3 Mode selector.
- 4. Frame format configuration: Refer to 12.4 USART frame format and configuration.
- 5. Interrupt configuration: Refer to 12.9 Interrupt requests.
- 6. Reception using DMA: If the DMA mode is selected, the DMAREN bit is set, and configure DMA register accordingly.
- 7. Baud rate configuration: Refer to 12.6 Baud rate generation.
- 8. Receiver enable: REN bit is set.

Character repeption:

- The RDBF bit is set. It indicates that the content of the shift register is transferred to the RDR (Receiver Data Register). In other words, data is received and can be read (including its associated error flags)
- An interrupt is generated when the RDBFIEN is set.
- The erro flag is set when a framing error, noise error or overrun error is detected during reception.
- In DMA mode, the RDBF bit is set after every byte is received, and it is cleared when the data register is read by DMA.
- In non-DMA mode, the RDBF bit is cleared when read access to the USART_DT register by software. The RDBF flag can also be cleared by writing 0 to it. The RDBF bit must be cleared before the end of next frame reception to avoid overrun error.

Break frame reception:

- Non-LIN mode: It is handled as a framing error, and the FERR is set. An interrupt is generated if the corresponding interrupt bit is enabled. Refer to framing error decribed below for details.
- LIN mode: It is handled as a break frame, and the BFF bit is set. An interrupt is generated if the BFIEN is set.

Idle frame reception:

 It is handled as a data frame, and the IDLEF bit is set. An interrupt is generated if the IDLEIEN is set.

When a framing error occurs:

- The FERR bit is set.
- The USART receiver moves the invalid data from the receive shift register to the receive data buffer.
- In non-DMA mode, both FERR and RDBF are set at the same time. The latter will generate an
 interrupt. In DMA mode, an interrupt is generated if the ERRIEN.

When an overrun error occurs:

- The ROERR bit is set.
- The data in the receive data buffer is not lost. The previous data is still available when the USART DT register is read.
- The content in the receive shift register is overwritten. Afterwards, any data received will be lost.
- An interrupt is generated if the RDBFIEN is set or both ERRIEN and DMAREN are set.
- The ROERR bit is cleared by reading the USART_STS register and then USART_DT register in order.

Note: If ROERR is set, it indicates that at least one piece of data is lost, with two possibilities:



If RDBF=1, it indicates that the last valid data is still stored in the receive data buffer, and can be read.

If RDBF=0, it indicates that the last valid data in the receive data buffer has already been read.

Note: The REN bit cannot be reset during data reception, or the byte that is currently being received will be lost.

12.8.3 Start bit and noise detection

A start bit detection occurs when the REN bit is set. With the oversampling techniques, the USART receiver samples data on the 3rd, 5th, 7th, 8th, 9th and 10th bits to detect the valid start bit and noise. *Table 12-2* shows the data sampling over start bit and noise detection.

Table 12-2 Data sampling over start bit and noise detection

Sampled value (3·5·7)	Sampled value (8·9·10)	NERR bit	Start bit validity
000	000	0	Valid
001/010/100	001/010/100	1	Valid
001/010/100	000	1	Valid
000	001/010/100	1	Valid
111/110/101/011	Any value	0	Invalid
Any value	111/110/101/011	0	Invalid

Note: If the sampling values on the 3rd, 5th, 7th, 8th, 9th, and 10th bits do not match the above mentioned requirements, the USART receiver does not think that a correct start bit is received, and thus it will abort the start bit detection and return to idle state waiting for a falling edge.

The USART receiver has the ability to detect noise. In the non-synchronous mode, the USART receiver samples data on the 7th, 8th and 9th bits, with its oversampling techniques, to distinguish valid data input from noise based on different sampling values, and recover data as well as set NERR (Noise Error Flag) bit

Table 12-3 Data sampling over valid data and noise detection

Sampled value	NERR bit	Received bit value	Data validity
000	0	0	Valid
001	1	0	Invalid
010	1	0	Invalid
011	1	1	Invalid
100	1	0	Invalid
101	1	1	Invalid
110	1	1	Invalid
111	0	1	Valid

USART is able to receive data under the maximum allowable deviation condition. Its value depends on the DBN bit of the USART_CTRL1 register and the DIV[3: 0] of the USART_BAUDR register.

Note: The maximum allowable deviations stated in the table below are calculated based on 115.2Kbps. The actual deviations may vary with the settings of buad rate. In other words, the greater the buad rate is, the smaller the maximum allowable deviation; in contrast, when the baud rate gets smaller, the maximum allowable deviation will get bigger.

Table 12-4 Maximum allowable deviation


DBN	DIV[3:0] = 0	DIV[3:0] != 0
0	3.75%	3.33%
1	3.41%	3.03%

When noise is detected in a data frame:

- The NERR bit is set at the same time as the RDBF bit
- The invalid data is transferred from the receive shift register to the receive data buffer.
- No interrupt is generated in non-DMA mode. However, since the NERR bit is set at the same time as the RDBF bit, the RDBF bit will generae an interrupt. In DMA mode, an interrupt will be issued if the ERRIEN is set.

The NERR bit is cleared by read access to USART_STS register followed by the USART_DT read operation.






12.9Interrupt requests

USART interrupt generator serves as a control center of USART interrupts. It is used to monitor the interrupt source inside the USART in real time and the generation of interrupts according to the programmed interrupt control bits. Table 12-4 shows the USART interrupt source and interrupt enable control bit. An interrupt will be generated over an event when the corresponding interrupt enable bit is set.

Table 12-5 USART interrupt request

Interrupt event	Event flag	Enable bit	
Transmit data register empty	TDBE	TDBEIEN	
CTS flag	CTSCF	CTSCFIEN	
Transmit data complete	TDC	TDCIEN	
Receive data buffer full	RDBF	RDBFIEN	
Receiver overflow error	ROERR	RUBFIEN	
Idle flag	IDLEF	IDLEIEN	
Parity error	PERR	PERRIEN	
Break frame flag	BFF	BFIEN	
Noise error, overflow error or framing error	NERR or ROERR or FERR	ERRIEN (1)	

Figure 12-12 USART interrupt map diagram



12.10 I/O pin control

The following five interfaces are used for USART communication.

RX: Serial data input.

TX: Serial data output. In single-wire half-duplex and Smartcard mode, the TX pin is used as an I/O for data transmission and reception.



CK: Transmitter clock output. The output CLK phase, polarity and frequency can be programmable.

CTS: Transmitter input. Send enable signal in hardware flow control mode.

RTS: Receiver output. Send request signal in hardware flow control mode.



12.11 USART registers

These peripheral registers must be accessed by words (32 bits).

Table 12-6 USART register map and reset value

Register	Offset	Reset value
USART_STS	0x00	0x0000 00C0
USART_DT	0x04	0x0000 0000
USART_BAUDR	0x08	0x0000 0000
USART_CTRL1	0x0C	0x0000 0000
USART_CTRL2	0x10	0x0000 0000
USART_CTRL3	0x14	0x0000 0000
USART_GDIV	0x18	0x0000 0000

12.11.1 Status register (USART_STS)

Bit	Register	Reset value	Type	Description
Bit 31: 10	Reserved	0x000000	resd	Forced 0 by hardware.
				CTS change flag
				This bit is set by hardware when the CTS status line
Bit 9	CTSCF	0x0	rw0c	changes. It is cleared by software.
				0: No change on the CTS status line
				1: A change occurs on the CTS status line.
				Break frame flag
				This bit is set by hardware when a break frame is detected.
Bit 8	BFF	0x0	rw0c	It is cleared by software.
				0: Break frame is not detected.
				1: Break frame is detected.
				Transmit data buffer empty
				This bit is set by hardware when the transmit data buffer is
Bit 7	TDBE	0x1	ro	empty. It is cleared by a USART_DT register write
Dit 1	IDDL	OXI	10	operation.
				0: Data is not transferred to the shift register.
				1: Data is transferred to the shift register.
				Transmit data complete
				This bit is set by hardware at the end of transmission. It is
				cleared by software. (Option 1: read access to
Bit 6	TDC	0x1	rw0c	USART_STS register followed by a USART_DT write
				operation; Option 2: Write "0" to this bit)
				0: Transmission is not completed.
				1: Transmission is completed.
				Receive data buffer full
				This bit is set by hardware when the data is transferred
				from the shift register to the USART_DT register. It is
Bit 5	RDBF	0x0	rw0c	cleared by software. (Option 1: read USART_DT register;
				Option 2: write "0" to this bit)
				0: Data is not received.
				1: Data is received.
				Idle flag
				This bit is set by hardware when an idle line is detected. It
Bit 4	IDLEF	0x0	ro	is cleared by software. (Read USART_DT register followed
				by a USART_DT read operation)
				0: No idle line is detected.
-				1: Idle line is detected.
				Receiver overflow error
				This bit is set by hardware when the data is received while
Bit 3	ROERR	0x0	ro	the RDBF is still set. It is cleared by software. (Read
				USART_STS register followed by a USART_DT read
				operation)
				0: No overflow error



				1: Overflow error is detected.
				Note: When this bit iset, the DT regiter content will not be
				lost, but the subsequent data will be overwritten.
				Noise error
				This bit is set by hardware when noise is detect on a
				received frame. It is cleared by software. (Read
Bit 2	NERR	0x0	ro	USART_STS register followed by a USART_DT read operation)
				0: No noise is detected.
				1: Noise is detected.
				Framing error
				This bit is set by hardware when a stop bit error (low),
				excessive noise or break frame is detected. It is cleared by
Bit 1	FERR	0x0	ro	software. USART_STS register followed by a USART_DT read operation)
				0: No framing error is detected.
				1: Framing error is detected.
				Parity error
				This bit is set by hardware when parity error occurs. It is
Bit 0	PERR	0x0	ro	cleared by software. USART_STS register followed by a
	I LIWY	ONO	10	USART_DT read operation)
				0: No parity error occurs.
				1: Parity error occurs.

12.11.2 Data register (USART_DT)

Bit	Register	Reset value	Type	Description
Bit 31: 9	Reserved	0x000000	resd	Kept at its default value.
Bit 8: 0	DT	0x00	rw	Data value This register provides read and write function. When transmitting with the parity bit enabled, the value written in the MSB bit will be replaced by the parity bit. When receiving with the parity bit enabled, the value in the MSB bit is the received parity bit.

12.11.3 Baud rate register (USART_BAUDR)

Note: If the TEN and REN bits are disabled, the baud counter stops counting.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	DIV	0x0000	rw	Divider This field define the USART divider.

12.11.4Control register1 (USART_CTRL1)

Bit	Register	Reset value	Type	Description
Bit 31: 14	Reserved	0x00000	resd	Forced to be 0 by hardware.
				USART enable
Bit 13	UEN	0x0	rw	0: USART is disabled.
				1: USART is enable.
_				Data bit num
D:: 40	551	0.0		This bit is used to program the number of data bits.
Bit 12	DBN	0x0	rw	0: 8 data bits
				1: 9 data bits
				Wakeup mode
D:: 44	WUM	0x0	rw	This bit determines the way to wake up silent mode.
Bit 11				0: Waken up by idle line
				1: Waken up by ID match
				Parity enable
Bit 10	PEN	0x0	rw	This bit is used to enable hardware parity control (generation of parity bit for transmission; detection of parity bit for reception). When this bit is enabled, the MSB bit of



				the transmitted data is replaced with the parity bit; Check
				whether the parity bit of the received data is correct.
				0: Parity control is disabled.
				1: Parity control is enabled.
				Parity selection
Bit 9	PSEL	0x0	rw	This bit selects the odd or even parity after the parity control is enabled.
				0: Even parity
				1: Odd parity
				PERR interrupt enable
Bit 8	PERRIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
				TDBE interrupt enable
Bit 7	TDBEIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
-				TDC interrupt enable
Bit 6	TDCIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
				RDBF interrupt enable
Bit 5	RDBFIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
Bit 4				IDLE interrupt enable
	IDLEIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
				Transmitter enable
				This bit enables the transmitter.
Bit 3	TEN	0x0	rw	0: Transmitter is disabled.
				1: Transmitter is enabled.
				Receiver enable
				This bit enables the receiver.
Bit 2	REN	0x0	rw	0: Receiver is disabled.
				1: Receiver is enabled.
				Receiver mute
				This bit determines if the receiver is in mute mode or not.
Bit 1	RM	0x0	rw	It is set or cleared by software. When the idle line is used to wake up from mute mode, this bit is cleared by hardware after wake up. When the address match is used to wake up from mute mode, it is cleared by hardware after wake up. When address mismatches, this bit is set by hardware to enter mute mode again.
				0: Receiver is in active mode.
				1: Receiver is in mute mode.
-				Send break frame
				This bit is used to send a break frame. It can be set or
				cleared by software. Generally speaking, it is set by
Bit 0	SBF	0x0	rw	software and cleared by hardware at the end of break frame transmission.
				0: No break frame is transmitted.
				1: Break frame is transmitted.



12.11.5 Control register2 (USART_CTRL2)

Bit	Register	Reset value	Type	Description
Bit 31: 15	Reserved	0x00000	resd	Forced to be 0 by hardware.
				LIN mode enable
Bit 14	LINEN	0x0	rw	0: LIN mode is disabled.
				1: LIN mode is enabled.
				STOP bit num
				These bits are used to program the numter of stop bits.
D:: 40 40	OTODDNI			00: 1 stop bit
Bit 13: 12	STOPBN	0x0	rw	01: 0.5 stop bit
				10: 2 stop bits
				11: 1.5 stop bits
				Clock enable
				This bit is used to enable the clock pin for synchronous
Bit 11	CLKEN	0x0	rw	mode or Smartcard mode.
				0: Clock is disabled.
				1: Clock is enabled.
				Clock polarity
Bit 10				In synchronous mode or Smartcard mode, this bit is used
	CLKPOL	0x0	m.,	to select the polarity of the clock output on the clock pin in
			rw	idle state.
				0: Clock output low
				1: Clock output high
	CLKPHA	0x0		Clock phase
				This bit is used to select the phase of the clock output on
Bit 9			rw	the clock pin in synchronous mode or Smartcard mode.
				0: Data capture is done on the first clock edge.
				1: Data capture is done on the second clock edge.
		0x0	·	Last bit clock pulse
				This bit is used to select whether the clock pulse of the last
	LBCP			data bit transmitted is output on the clock pin in synchronous mode.
Bit 8			rw	0: The clock pulse of the last data bit is no output on the
				clock pin.
				1: The clock pulse of the last data bis is output on the clock
				pin.
Bit 7	Reserved	0x0	resd	Keep at its default value.
-				Break frame interrupt enable
Bit 6	BFIEN	0x0	rw	0: Disabled
Dit 0	5. 12.1	ono	•••	1: Enabled
				Break frame bit num
				This bit is used to select 11-bit or 10-bit break frame.
Bit 5	BFBN	0x0	rw	0: 10-bit break frame
				1: 11-bit break frame
Bit 4	Reserved	0x0	resd	Keep at its default value.
DIL 4	17G9G1AGA	UXU	IESU	USART identification
Bit 3: 0	ID	0x0	rw	Configurable USART ID.
				Comigurable COART ID.

Note: These three bits (CLKPOL, CLKPHA and LBCP) should not be changed while the transmission is enabled.



12.11.6 Control register3 (USART_CTRL3)

Bit	Register	Reset value	Type	Description
Bit 31: 11	Reserved	0x000000	resd	Forced to be 0 by hardware.
				CTSCF interrupt enable
Bit 10	CTSCFIEN	0x0	rw	0: Interrupt is disabled.
				1: Interrupt is enabled.
				CTS enable
Bit 9	CTSEN	0x0	rw	0: CTS is disabled.
				1: CTS is enabled.
				RTS enable
Bit 8	RTSEN	0x0	rw	0: RTS is disabled.
				1: RTS is enabled.
				DMA transmitter enable
Bit 7	DMATEN	0x0	rw	0: DMA transmitter is disabled.
				1: DMA transmitter is enabled.
				DMA receiver enable
Bit 6	DMAREN	0x0	rw	0: DMA receiver is disabled.
				1: DMA receiver is enabled.
				Smartcard mode enable
Bit 5	SCMEN	0x0	rw	0: Smartcard mode is disabled.
				1: Smartcard mode is enabled.
				Smartcard NACK enable
		0x0		This bit is used to send NACK when parity error occurs.
Bit 4	SCNACKEN		rw	0: NACK is disabled when parity error occurs.
				1: NACK is enabled when parity error occurs.
				Single-wire bidirectional half-duplex enable
Bit 3	SLBEN	0x0	rw	0: Single-wire bidirectional half-duplex is disabled.
				1: Single-wire bidirectional half-duplex is enabled.
				IrDA low-power mode
5 o				This bit is used to configure IrDA low-power mode.
Bit 2	IRDALP	0x0	rw	0: IrDA low-power mode is disabled.
				1: IrDA low-power mode is enabled.
				IrDA enable
Bit 1	IRDAEN	0x0	rw	0: IrDA is disabled.
				1: IrDA is enabled.
				Error interrupt enable
				An interrupt is generated when a framing error, overflow
Bit 0	ERRIEN	0x0	rw	error or noise error occurs.
				0: Error interrupt is disabled.



12.11.7 Guard time and divider register (USART_GDIV)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Forced 0 by hardware.
Bit 15: 8	SCGT	0x00	rw	Smartcard guard time value This field specifies the guard time value. The transmission complete flag is set after this guard time in smartcard mode.
Bit 7: 0	ISDIV	0x00	rw	IrDA/smartcard division In IrDA mode: 8 bit [7: 0] is valid. It is valid in common mode and must be set to 00000001. In low-power mode, it divides the peripheral clock to serve as the period base of the pulse width; 00000000: Reserved—Do not write. 00000001: Divided by 1 00000010: Divided by 2 Smartcard mode: the lower 5 bit [4: 0] is valid. This division is used to divide the peripheral clock to provide clock for the Smartcard. Configured as follows: 00000: Reserved—Do not write. 00001: Divided by 2 00010: Divided by 4 00011: Divided by 6



13 Serial peripheral interface (SPI)

13.1 SPI introduction

The SPI interace supports either the SPI protocol or the I²S protocoal, depending on software configuration. This chapter gives an introduction of the main features and congiruation procedure of SPI used as SPI or I2S.


13.2 Functional overview

13.2.1 SPI description

The SPI can be configured as host or slave based on software configuration, supporting full-duplex, reception-only full-duplex and transmission-only/reception-only half-duplex modes, DMA transfer, and automatic CRC function of SPI internal hardware.

SPI block diagram:

Figure 13-1 SPI block diagram



Main features as SPI:

- Full-duplex or half-duplex communication
 - Full-duplex synchronous communication (supporting reception-only mode to release IO for transmission)
 - Half-duplex synchronous communication (transfer direction is configurable: receive or transmit)
- Master or slave mode
- CS signal processing mode
 - CS signal processing by hardware
 - CS signal processing by software
- 8-bit or 16-bit frame format
- Communication frequency and prescalers (Frequency up to 48M, and prescalers up to f_{PCLK}/2)
- Programmable clock plarity and phase

- Programmable data transfer order (MSB-first or LSB-first)
- Programmable error interrupt flags (receiver overflow error, master mode error and CRC error)
- Programmable transmit data buffer empty interrupt and receive data buffer full interrupt
- Support transmission and reception using DMA
- Support hardware CRC transmission and error checking
- Busy status flag


13.2.2 Full-duplex/half-duplex selector

When used as an SPI interface, it supports four synchronous modes: two-wire unidirectional full-duplex, single-wire unidirectional receive only, single-wire bidirectional half-duplex transmit and single-wire bidirectional half-duplex receive.

Figure 13-2 shows the two-wire unidirectional full-duplex mode and SPI IO connection:

The SPI operats in two-wire unidirectional full-duplex mode when the SLBEN bit and the ORA bit is both 0. In this case, the SPI supports data transmission and reception at the same time. IO connection is as follows:

Figure 13-2 SPI two-wire unidirectional full-duplex connection



In either master or slave mode, it is required to wait until the RDBF bit and TDBE bit is set, and BF=0 before disabling the SPI or entering power-saving mode (or disabling SPI system clock).

Figure 13-3 shows the single-wire unidirectional receive-only mode and SPI IO connection

The SPI operates in single-wire unidirectional receive-only mode when the SLBEN is 0 and the ORA is set. In this case, the SPI can be used only for data reception (transmission is not supported). The MISO pin transmits data in slave mode and receives data in master mode. The MOSI pin transmits data in master mode and receives data in salve mode.

Figure 13-3 Single-wire unidirectional receive only in SPI master mode







Figure 13-4 Single-wire unidirectional receive only in SPI slave mode



In master mode, it is necessary to wait until the second-to-last RDBF bit is set and then another SPI_CPK period before disabling the SPI. The last RDBF must be set before entering power-saving mode (or disabling SPI system clock).


In slave mode, there is no need to check any flag before disabling the SPI. However, it is required to wait until the BF becomes 0 before entering power-saving mode.

Figure 13-5 shows single-wire bidirectional half-duplex mode and SPI IO connection

When the SLBEN is set, the SPI operates in single-wire bidirectional half-duplex mode. In this case, the SPI supports data reception and transmission alternately. In master mode, the MOSI pin transmits or receives data in master mode, while the MISO pin is released. In slave mode, the MISO pin transmits or receives data, but the MOSI pin is released.

The SLBTD bit is used by software to configure transfer direction. When the SLBTD bit is set, the SPI can be used only for data transmission; when the SLBTD bit is 0, the SPI can be used only for data reception.

Figure 13-5 Single-wire bidirectional half-duplex mode



When the SPI is selected for data transmission in single-wire bidirectional half-duplex mode (master or slave), the TDBE bit must be set, and the BF must be 0 before disabling the SPI. The power-saving mode (or disabling SPI system clock) cannot be entered unless the SPI is disabled.

In master mode, when the SPI is selected for data reception in single-wire bidirectional half-duplex mode, it is required to wait until the second-to-last RDBF is set and then another SPI_SCK period before disabling the SPI. And the last RDBF must be set before entering power-saving mode (or disabling SPI system clock).

In slave mode, when the SPI is selected for data reception in single-wire bidirectional half-duplex mode, there is no need to check any flags before disabling the SPI. However, the BT must be 0 before entering power-saving mode (or disabling SPI system clock).

13.2.3 Chip select controller

The Chip select controller (CS) is used to enable hardware or software control for chip select signals through software configuration. This controller is used to select master/slave device in multi-processor mode, and to avoid conflicts on the data lines by enabling the SCK signal output followed by CS signal. The hardware and software configuration procedure is detailed as follows, along with their respective input/output in master and slave mode.

CS hardware configuration procedure:

In master mode with CS being as an output, HWCSOE=1, SWCSEN=0, the CS hardware control is enabled. If the SPI is enabled, low level is output on the CS pin. The CS signal is then released after the SPI is disabled and the transmission is complete.

In master mode with CS being as an input, HWCSOE=0, SWCSEN=0, the CS hardware control is enabled. At this point, the SPI is automatically disabled by hardware and enters slave mode as soon as the CS pin low is detected by master SPI. The mode error flag (MMERR bit) is set at the same time. An interrupt is generated if ERRIE=1. When the MMERR is set, the SPIEN and MSTEN cannot be set by software. The MMERR is cleared by read or write access to the SPI_STS register followed by write operation to the SPI_CTRL1 register.

In slave mode with CS being as an input, HWCSOE=0, SWCSEN=0, the CS hardware control is enabled. The slave selects whether to transmit / receive data based on the level on the CS pin. The slave is selected for data reception and transmission only when the CS pin is low.

CS software configuration procedure:

In master mode with CS being as an input, SWCSEN=1, the CS software control is enabled. When SWCSIL=0, the SPI is automatically disabled by hardware and enters slave mode. The mode error flag (MMERR bit) is set at this time. An interrupt is generated if ERRIE=1. When the MMERR bit is set, the SPIEN and MSTEN bits cannot be set by software. The MMERR bit is cleared by read or write access to the SPI_STS register followed by write operation to the SPI_CTRL1 register.

In slave mode with CS being as an input, SWCSEN=1, the CS software control is enabled. The SPI judges the CS signal with the SWCSIL bit, instead of CS pin. When SWCSIL=0, the slave is selected for data reception and transmission.

13.2.4 SPI_SCK controller

The SPI protocol adopts synchronous transmission. In master mode with the SPI being used as SPI, it is required to generate a communication clock for data reception and transmission on the SPI, and the communication clock should be output to the slave via IO for data reception and transmission. In slave mode, the communication clock is provided by peripherals, and is input to the SPI via IO. In all, the SPI_SCK controller is used for the generation and distribution of SPI_SCK, with the configuration procedure detailed as follows:

SPI_SCK controller configuration procedure:

- Clock polarity and clock phase selection: It is selected by setting the CLKPOL and CLKPHA bit.
- Clock prescaler selection: Select the desired PCLK frequency by setting the CRM bit. Select the desired prescaler by setting the MDIV[3: 0] bit.
- Master/slave selection: Select SPI as master or slave by setting the MSTEN bit.

Note that the clock output is activated after the SPI is enabled in master reception-only mode, and it remains output until when the SPI is disabled and the reception is complete.

13.2.5 CRC introduction

There is an independent transmission and reception CRC calculation unit in the SPI. When used as SPI through software configuration, the SPI enables CRC calculation and CRC check automatically while the user is reading or writing through DMA or CPU. During the transmission, if the received data is not consistent with, detected by hardware, the data in the SPI_RCRC register, and such data is exactly the CRC value, then the CCERR bit will be set. An interrupt is generated if ERRIE=1.

The CRC function and configuration procedure of the SPI are described as follows.

CRC configuration procedure



- CRC calculation polynominal is configured by setting the SPI CPOLY register.
- CRC enable: The CRC calculation is enabled by setting the CCEN bit. This operation will reset the SPI_RCRC and SPI_TCRC registers.
- Select if or when the NTC bit is set, depending on DMA or CPU data register. See the following descriptions.

Trasmission using DMA

When DMA is used to write the data to be transmitted, if the CCEN bit is enabled, the hardware calculates the CRC value automatically according to the value in the SPI_CPOLY register and each transmitted data, and sends the CRC value at the end of the last data transmission. This result is regarded as the value of the SPI_TCRC register.

Reception using DMA

When DMA is used to read the data to be received, if the CCEN bit is enabled, the hardware calculates the CRC value automatically according to the value in the SPI_CPOLY register and each received data, and waits until the completion of CRC data reception at the end of the last data reception before comparing the received CRC value with the value of the SPI_RCRC register. If check error occurs, the CCERR flag is set. An interrupt is generated if the ERRIE bit is enabled.

Transmission using CPU

Unlike DMA mode, after writing the last data to be transmitted, the CPU mode requires the NTC bit to be set by software before the end of the last data transmission.

Reception using CPU

In two-wire unidirectional full-duplex mode, follow CPU transmission mode to operate the NTC bit, the CRC calculation and check in CPU reception mode will be completed automatically.

In single-wire unidirectional reception-only mode and single-wire bidirectional reception-only mode, it is required to set the NTC bit before the software receives the last data when the second-to-last data is received.

13.2.6 DMA transfer

The SPI supports write and read operations with DMA. Refer to the following configuration procedure. Special attention should be paid to: when the CRC calculation and check is enabled, the number of data transferred by DMA is configured as the number of the data to be transferred. The number of data read with DMA is configured as the number of the data to be received. In this case, the hardware will send CRC automatically at the end of full transfer, and the receiver will also perform CRC check. Note that the received CRC data will be moved into the SPI_DT register by hardware, with the RDBF being set, and the DMA read request will be sent if then DAM transfer is enabled. Hence, it is recommended to read the SPI_DT register to get the CRC value at the end of CRC reception in order to avoid the upcoming transfer error.

Transmission with DMA

- Select DMA channel: Select a DMA channel for the current SPI from DMA channel map table described in DMA chapter.
- Configure the destination of DMA transfer: Configure the SPI_DT register address as the
 destination address bit of DMA transfer in the DMA control register. Datat will be sent to this
 address after transmit request is received by DMA.
- Configure the source of DMA transfer: Configure the memory address as the source of DMA transfer in the DMA control register. Data will be loaded into the SPI_DT register from the memory address after transmit request is received by DMA.
- Configure the total number of bytes to be transferred in the DMA control register.
- Configure the channel priority of DMA transfer in the DMA control register.
- Configure DMA interrupt generation after half or full transfer in the DMA control register.
- Enable DMA transfer channel in the DMA control register.

Reception with DMA

• Select DMA transfer channel: Select a DMA channel for the current SPI from DMA channel map table described in DMA chapter.



- Configure the destination of DMA transfer: Configure the memory address as the destination of DMA transfer in the DMA control register. Data will be loaded from the SPI_DT register to the programmed destination after reception request is received by DMA.
- Configure the source of DMA transfer: Configure the SPI_DT register address as the source of DMA transfer in the DMA control register. Data will be loaded from the SPI_DT register to the programmed destination after reception request is received by DMA.
- Configure the total number of bytes to be transferred in the DMA control register.
- Configure the total number of bytes to be transferred in the DMA control register.
- Configure DMA interrupt generation after half or full transfer in the DMA control registe
- Enable DMA transfer channel in the DMA control register.

13.2.7 Transmitter

The SPI transmitter is clocked by SPI_SCK controller. It can output different data frame formats, depending on software configuration. There is a SPI_DT register available in the SPI that is used to be written with the data to be transmitted. When the transmitter is clocked, the contents in the SPI_DT register are copied into the data buffer (Unlike SPI_DT, it is driven by SPI_SCK, and controlled by hardware,instead of software), and sent out in order based on the programmed frame format.

Both DMA and CPU can be used for write operation. For DMA transfer, refer to DMA transfer section for more details. For CPU transfer, attention should be paid to the TDBE bit. The reset value of this bit is 1, indicating that the SPI_DT register is empty. If the TDBEIE bit is set, an interrupt is generated. After the data is written, the TDBE is pulled low until the data is moved to the transmit data buffer before the TDBE is set once again. This means that the user can be allowed to write the data to be transmitted only when the TDBE is set.

After the transmitter is configured and the SPI is enabled, the SPI is ready for data transmission. Before going forward, it is necessary for the users to refer to full-duplex / half-duplex chapter to get detailed configuration information, go to the Chip select controller chapter for specific chip select mode, check the SPI_SCK controller chapter for information on communication clock, and refer to CRC and DMA transfer chapter to configure CRC and DMA (if necessary). The recommended configuration procedure are as follows.

Transmitter configuration procedure:

- Configure full-duplex/half-duplex selector
- Configure chip select controller
- Configure SPI SCK controller
- Configure CRC (if necessary)
- Configure DMA transfer (if necessary)
- If the DMA transfer mode is not used, the software will check whether to enable transmit data interrupt (TDBEIE =1) through the TDBE bit.
- Configure frame format: select MSB/LSB mmode with the LTF bit, and select 8/16-bit data with the FBN bit
- Enable SPI by setting the SPIEN

13.2.8 Receiver

The SPI receiver is clocked by the SPI_SCK controller. It can output different data frame formats through software configuration. There is a receive data buffer register, driven by the SPI_SCK, in the SPI receiver.

At the last CLK of each transfer, the data is moved from the shift register to the receive data buffer register. Then the transmitter sets the receive data complete flag to the SPI logic. When the flag is detected by the SPI logic, the data in the receive data buffer is copied into the SPI_DT register, with the RDBF being set. This means that the data is received, and it is already stored into the SPI_DT. In this case, read access to the SPI_DT register will clear the RDBF bit.

Both DMA and CPU can be used for read operation. For DMA transfer, refer to DMA transfer section for more details. For CPU transfer, attention should be paid to the RDBE bit. The reset value of this bit is 0, indicating that the SPI_DT register is empty. If the data is received and moved into the SPI_DT, the RDBF is set, meaning that there are some data to be read in the SPI_DT register. An interrupt is



generated if the RDBFIE bit is set.

When the next received data is ready to be moved to the SPI_DT register, if the previous received data is still not read (RDBF=1), then the data overflow occurs. The previous receive data is not lost, but the next received data will do. At this point, the ROERR is set. An interrupt is generated if the ERRIE is set. Read SPI_DT register and then the SPI_STS register will clear the ROERR bit. The recommended configuration procedure is as follows.

Receiver configuration procedure:

- Configure full-duplex/half-duplex selector
- Configure chip select controller
- Configure SPI_SCK controller
- Configure CRC (if necessary)
- Configure DMA transfer (if necessary)
- If the DMA transfer mode is not used, the software will check whether to enable receive data interrupt (RDBEIE =1) through the RDBE bit.
- Configure frame format: select MSB/LSB mmode with the LTF bit, and select 8/16-bit data with the FBN bit
- Enable SPI by setting the SPIEN

13.2.9 Motorola mode

This section describes the SPI communication timings, which includes full-duplex and half-duplex master/slave timings.

Full-duplex communication - master mode


Configured as follows:


MSTEN=1: Master enable SLBEN=0: Full-duplex mode

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling

FBN=0: 8-bit frame

Master transmit (MOSI): 0xaa, 0xcc, 0xaa Slave transmit (MISO): 0xcc, 0xaa, 0xcc





Full-duplex communication - slave mode


Configured as follows:

MSTEN=0: Slave enable SLBEN=0: Full-duplex mode

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling

FBN=0: 8-bit frame

Master transmit (MOSI): 0xaa, 0xcc, 0xaa Slave transmit (MISO): 0xcc, 0xaa, 0xcc Figure 13-7 Slave full-duplex communications



Half-duplex communication - master transmit

Configured as follows:

MSTEN=1: Master enable


SLBEN=1: Single line bidirectional mode

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling

FBN=0: 8-bit frame

Master transmit (MOSI): 0xaa, 0xcc, 0xaa





Half-duplex communication - slave receive

Configured as follows:

MSTEN=0: Slave enable

SLBEN=1: Single line bidirectional mode


SLBTD=0: Receive mode

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling

FBN=0: 8-bit frame

Slave receive: 0xaa, 0xcc, 0xaa

Figure 13-9 Slave half-duplex receive



Half-duplex communication - slave transmit

Configured as follows:

MSTEN=0: Slave enable

SLBEN=1: Single line bidirectional mode

SLBTD=1: Transmit enable

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling






FBN=0: 8-bit frame

Slave transmit: 0xaa, 0xcc, 0xaa

Figure 13-10 Slave half-duplex transmit



Half-duplex communication - master receive

Configured as follows:

MSTEN=1: Master enable

SLBEN=1: Single line bidirectional mode


SLBTD=0: Receive enable

CLKPOL=0, CLKPHA=0: SCK idle output low, use the first edge for sampling

FBN=0: 8-bit frame


Master receive: 0xaa, 0xcc, 0xaa

Figure 13-11 Master half-duplex receive



13.2.10 Interrupts

Figure 13-12 SPI interrupts





13.2.11IO pin control

Usually, the SPI is connected to external devices through four pins.

- MISO: Master In/Slave Out. The pin receives data in master mode, and transmits data in slave mode.
- MOSI: Master Out/Slave In. The pin transmits data in master mode, and receives data in slave mode.
- SCK: SPI communication clock. The pin serves as output in master mode, and input in slave mode.
- CS: Chip Select. This is an optional pin which selects master/slave mode.

13.2.12 Precautions

CRC value is obtained by software reading DT register at the end of CRC reception

13.3SPI registers

These peripheral registers must be accessed by half-word (16 bits) or word (32 bits).

Table 13-1 SPI register map and reset value

Register	Offset	Reset value
SPI_CTRL1	0x00	0x0000
SPI_CTRL2	0x04	0x0000
SPI_STS	0x08	0x0002
SPI_DT	0x0C	0x0000
SPI_CPOLY	0x10	0x0007
SPI_RCRC	0x14	0x0000
SPI_TCRC	0x18	0x0000

13.3.1 SPI control register1 (SPI_CTRL1)

Bit	Register	Reset value	Type	Description
				Single line bidirectional half-duplex enable
Bit 15	SLBEN	0x0	rw	0: Disabled
				1: Enabled
				Single line bidirectional half-duplex transmission direction
				This bit and the SLBEN bit together determine the data
Bit 14	SLBTD	0x0	rw	output direction in "Single line bidirectional half-duplex"
DIL 14	SLBTD	UXU	I VV	mode.
				0: Receive-only mode
				1: Transmit-only mode
				RC calculation enable
Bit 13	CCEN	0x0	rw	0: Disabled
				1: Enabled
				Transmit CRC next
				When this bit is set, it indicates that the next data
Bit 12	NTC	0x0	rw	transferred is CRC value.
				0: Next transmitted data is the normal value
				1: Next transmitted data is CRC value
				Frame bit num
				This bit is used to configure the number of data frame bit
Bit 11	FBN	0x0	rw	for transmission/reception.
				0: 8-bit data frame
				1: 16-bit data frame
				Receive-only active
				In two-wire unidirectional mode, when this bit is set, it
Bit 10	ORA	0x0	rw	indicates that Receive-only is active, but the transmit is not
				allowed.
				0: Transmission and reception



				1: Receive-only mode
Bit 9	SWCSEN	0x0	rw	Software CS enable When this bit is set, the CS pin level is determined by the SWCSIL bit. The status of I/O level on the CK pin is invalid. 0: Disabled 1: Enabled
Bit 8	SWCSIL	0x0	rw	Software CS internal level This bit is valid only when the SWCSEN is set. It determines the level on the CS pin. In master mode, this bit must be set. 0: Low level 1: High level
Bit 7	LTF	0x0	rw	LSB transmit first This bit is used to select for MST transfer first or LSB transfer first. 0: MSB 1: LSB
Bit 6	SPIEN	0x0	rw	SPI enable 0: Disabled 1: Enabled
Bit 5: 3	MDIV	0x0	rw	Master clock frequency division In master mode, the peripheral clock divided by the prescaler is used as SPI clock. The MDIV[3] bit is in the SPI_CTRL2 register, MDIV[3: 0]: 0000: Divided by 2 0001: Divided by 4 0010: Divided by 8 0011: Divided by 16 0100: Divided by 32 0101: Divided by 64 0110: Divided by 128 0111: Divided by 256 1000: Divided by 512 1001: Divided by 1024
Bit 2	MSTEN	0x0	rw	Master enable 0: Disabled (Slave) 1: Enabled (Master)
Bit 1	CLKPOL	0x0	rw	Clock polarity Indicates the polarity of clock output in idle state. 0: Low level 1: High level
Bit 0	CLKPHA	0x0	rw	Clock phase 0: Data capture starts from the first clock edge 1: Data capture starts from the second clock edge

13.3.2 SPI control register2 (SPI_CTRL2)

Bit	Register	Reset value	Type	Description
Bit 15: 9	Reserved	0x00	resd	Forced to be 0 by hardware.
D:+ 0	MEN	00		Master clock frequency division
Bit 8	MDIV	0x0	rw	Refer to the MDIV[2: 0] of the SPI_CTRL1 register.
				Transmit data buffer empty interrupt enable
Bit 7	TDBEIE	0x0	rw	0: Disabled
				1: Enabled
	RDBFIE	0x0		Receive data buffer full interrupt enable
Bit 6			rw	0: Disabled
				1: Enabled
				Error interrupt enable
		0x0		This bit controls interrupt generation when errors occur
Bit 5	ERRIE		rw	(CCERR, MMERR, ROERR and TUERR)
				0: Disabled
				1: Enabled
Bit 4: 3	Reserved	0x0	resd	Kept at its default value
D:# 0	LIMOCOE	0x0		Hardware CS output enable
Bit 2	HWCSOE		rw	This bit is valid only in master mode. When this bit is set,



				the I/O output on the CS pin is low; when this bit is 0, the
				I/O input on the CS pin must be set high.
				0: Disabled
				1: Enabled
		N 0x0	rw	DMA transmit enable
Bit 1	DMATEN			0: Disabled
				1: Enabled。
				DMA receive enable
Bit 0	DMAREN	0x0	rw	0: Disabled
				1: Fnabled

13.3.3 SPI status register (SPI_STS)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x00	resd	Forced to be 0 by hardware
				Busy flag
Bit 7	BF	0x0	ro	0: SPI is not busy.
				1: SPI is busy.
				Receiver overflow error
Bit 6	ROERR	0x0	ro	0: No overflow error
				1: Overflow error occurs.
				Master mode error
Bit 5	MMERR	0x0	ro	This bit is set by hardware and cleared by software (read/write access to the SPI_STS register, followed by write operation to the SPI_CTRL1 regitser)
				0: No mode error
				1: Mode error occurs.
				CRC error
Bit 4	CCERR	0.40	O	Set by hardware, and cleared by software.
		0x0	rw0c	0: No CRC error
				1: CRC error occurs.
	TUERR	0x0		Transmitter underload error
				Set by hardware, and cleared by software (read the SPI_STS register).
Bit 3			ro	0: No underload error
				1: Underload error occurs.
				Note: This bit is only used in I ² S mode.
				Audio channel state
				This bit indicates the status of the current audio channel.
Bit 2	ACS	0x0	ro	0: Left channel
				1: Right channel
				Note: This bit is only used in I ² S mode.
				Transmit data buffer empty
Bit 1	TDBE	0x1	ro	0: Transmit data buffer is not empty.
				1: Transmit data buffer is not empty.
				Receive data buffer full
Bit 0	RDBF	0x0	ro	0: Transmit data buffer is not full.
				1: Transmit data buffer is full.

13.3.4 SPI data register (SPI_DT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	DT	0x0000	rw	Data value This register controls read and write operations. When the data bit is set as 8 bit, only the 8-bit LSB [7: 0] is valid.

2023.08.02 Page 171 Rev 2.03



13.3.5 SPICRC register (SPI_CPOLY)

Bit	Register	Reset value	Type	Description
				CRC polynomial
Bit 15: 0	CPOLY	0x0007	rw	This register contains the polynomial used for CRC calculation.
				Note: This register is valid only in SPI mode.

13.3.6 SPIRxCRC register (SPI_RCRC)

Bit	Register	Reset value	Type	Description
Bit 15: 0				Receive CRC
	RCRC	0x0000	ro	When CRC calculation is enabled, this register contains the CRC value computed based on the received data. This register is reset when the CCEN bit in the SPI_CTRL1 register is cleared.
				When the data frame format is set to 8-bit data, only the 8-bit LSB ([7: 0]) are calculated based on CRC8 standard; when 16-bit data bit is selected, follow CRC16 standard. Note: This register is only used in SPI mode.

13.3.7 SPITxCRC register (SPI_TCRC)

Bit	Register	Reset value	Type	Description
Bit 15: 0				Transmit CRC
	TCRC	0x0000	ro	When CRC calculation is enabled, this register contains the CRC value computed based on the transmitted data. This register is reset when the CCEN bit in the SPI_CTRL1 register is cleared.
				When the data frame format is set to 8-bit data, only the 8-bit LSB ([7: 0]) are calculated based on CRC8 standard; when 16-bit data bit is selected, follow CRC16 standard.
				Note: This register is only used in SPI mode.

2023.08.02 Page 172 Rev 2.03

synchroniz

ation ADC

NA



14 Timer

AT32WB415 timers include basic timers, general-purpose timers, and advanced timers.

Please refer to Section 14.1 ~ Section 14.3 for the detailed function modes. All functions of different timers are shown in the following tables.

Timer type	Timer	Counter bit	Count mode	Repetition	Prescal	Δr	MA equests	Capte comp chan	oare	PWM input mode	EXT input	Break input
Advanced -control timer	TMR1	16	Up Down Up/Down	8-bit	1~6553	5 O)	4		0	0	0
General- purpose timer	TMR2 TMR5	16/32	Up Down Up/Down	Х	1~6553	5 O)	4		0	TMR2 only	, X
	TMR4	16	Up Down Up/Down	Х	1~6553	5 O)	4		0	TMR3 only	, X
	TMR9	16	Up	Х	1~6553	5 X		2		0	Х	Х
	TMR1 0 TMR11	16	Up	X	1~6553	5 X		1		X	X	Х
Timer type	Timer	Counter bit	Count mode	PWM output	Single pulse output	COIII	plementary ut	Dead- time	inter	face		Linkage periphera
Advanced -control timer	TMR1	16	Up Down Up/Down	0	0	0		0	0		0	Timer synchroniz ation ADC
General-	TMR2 TMR5	16/32	Up Down Up/Down	0	0	Х		Х	0		0	Timer synchroniz ation ADC
	TMR4	16	Up Down Up/Down	0	0	Х		Х	0		0	Timer synchroni: ation ADC
ourpose												Timer

14.1 General-purpose timer (TMR2 to TMR5)

Up

Up

0

0

14.1.1 TMRx introduction

TMR9 16

16

TMR1

TMR11

timer

The general-purpose timer (TMR2 to TMR5) consists of a 16-bit counter supporting up, down, up/down (bidirectional) counting modes, four capture/compare registers, and four independent channels to achieve input capture and programmable PWM output.

0

0

Х

Χ

Χ

Χ

Х

Χ

Χ


Χ



14.1.2 TMRx main features

- Source of count clock is selectable : internal clock, external clock and internal trigger
- 16-bit up, down, up/down and encoder mode counter (TMR2/5 can be extended to 32-bit)
- 4 independent channels for input capture, output compare, PWM generation and one-pulse mode output
- Synchronization control between master and slave timers
- Interrupt/DMA is generated at overflow event, trigger event and channel event
- Support TMR burst DMA transfer

Figure 14-1 General-purpose timer block diagram




14.1.3 TMRx functional overview

14.1.3.1 Counting clock

The count clock of TMR2~TMR5 can be provided by the internal clock (CK_INT), external clock (external clock mode A and B) and internal trigger input (ISx)

Figure 14-2 Counting clock



Internal clock (CK INT)

By default, the CK_INT divided by the prescaler is used to drive the counter to start counting. When TMR's APB clock prescaler factor is 1, the CK_INT frequency is equal to that of APB, otherwise, it doubles the APB clock frequency.

Follow the configuration steps below:


- Select a counting mode by setting the TWCMSEL[1:0] in TMRx_CTRL1 register. If an unidirectional aligned counting mode is selected, it is necessary to select a counting direction through the OWCDIR in



TMRx CTRL1 register.

- Set counting frequency through TMRx DIV register
- -Set counting cycles through TMRx PR register
- Eanble a counter by setting the TMREN bit in the TMRx_CTRL1 register

Figure 14-3 Control circuit with CK_INT, TMRx_DIV=0x0 and TMRx_PR=0x16



External clock (TRGIN/EXT)

The counter clock can be provided by two external clock sources, namely, TRGIN and EXT signals.

SMSEL=3'111: External clock mode A is selected. By setting the STIS[2: 0] bit, select an external clock source TRGIN signal to drive the counter to start counting.

The external clock sources include: C1INC (STIS=3'b100, channel 1 rising edge and falling edge), C1IFP1 (STIS=3'b101, a signal after channel 1 filter and polarity selection), C2IFP2 (STIS=3'b110, a signal after channel 2 filter and polarity selection) and EXT (STIS=3'b111, external input signal after polarity selection, frequency division and filter).

ECMBEN=1: External clock mode B is selected. The counter is driven by external input that has gone through polarity selection, frequency division and filtering. The external clock mode B is equivalent to the external clock mode A, and the EXT signal is used as an external force TRGIN,

To use external clock mode A, follow the steps below:

-Set external source TRGIN parameters

If the TMRx_CH1 is used as a source of TRGIN, it is necessary to configure channel 1 input filter (C1DF[3:0] in TMRx_CM1 register) and channel 1 input polarity (C1P/C1CP in TMRx_CCTRL register);

If the TMRx_CH2 is used as source of TRGIN, it is necessary to configure channel 1 input filter (C2DF[3:0] in TMRx_CM1 register) and channel 2 input polarity (C2P/C2CP in TMRx_CCTR register):

If the TMRx_EXT is used as a source of TRGIN, it is necessary to configure the external signal polarity (ESP in TMRx_STCTRL register), external signal frequency division (ESDIV[1:0] in TMRx_STCTRL) and external signal filter (ESF[3:0] in TMRx_STCTRL register).

- Set TRGIN signal source through the STIS[1:0] bit in TMRx STCTRL register
- Enable external clock mode A by setting SMSEL=3'b111 in TMRx_STCTR register
- Set counting frequency through the DIV[15:0] in TMRx DIV register
- Set counting period through the PR[15:0] in TMRx_PR register
- -Enable counter through the TMREN bit in TMRx_CTRL1 register

To use external clock mode B, follow the steps below:

- -Set external signal polarity through the ESP bit in TMRx STCTRL register
- -Set external signal frequency division through the ESDIV[1:0] bit in TMRx_STCTRL register
- -Set external signal filter through the ESF[3:0] bit in TMRx_STCTRL register
- -Enable external clock mode B through the ECMBEN bit in TMRx_STCTR register
- -Set counting frequency through the DIV[15:0] bit in TMRx_DIV register
- -Set counting period through the PR[15:0] bit in TMRx_PR register
- -Enable counter through the TMREN in TMRx_CTRL1 register



Figure 14-4 Block diagram of external clock mode A C1P/C1CP TMRx_CH1 🔀-C1DF filte edge dector TMRx_CH2 🔀-C2DF C2P/C2CP External clock filte edge dector External trigger C1IFP1-TRGIN SMSEL=3'b111 DIV_counter -CK CNT-► CNT_counter polarity and C2IPF2-

Note: The delay between the signal on the input side and the actual clock of the counter is due to the synchronization circuit.

EXT

Figure 14-5 Counting in external clock mode A, PR=0x32, DIV=0x0

ESF

ESP

ESDIV

TMRx_EXT 🔀






Figure 14-6 Block diagram of external clock mode B



Note: The delay between the EXT signal on the input side and the actual clock of the counter is due to the synchronization circuit.

Figure 14-7 Counting in external clock mode B, PR=0x32 and DIV=0x0



Internal trigger input (ISx)

Timer synchronization allows interconnection between several timers. The TMR_CLK of one timer can be provided by the TRGOUT signal output by another timer. Set the STIS[2: 0] bit to select internal trigger signal to enable counting.

Each timer (TMR2 to TMR5) consists of a 16-bit prescaler, which is used to generate the CK_CNT that enables the counter to count. The frequency division relationship between the CK_CNT and TMR_CLK can be adjusted by setting the value of the TMRx_DIV register. The prescaler value can be modified at any time, but it takes effect only when the next overflow event occurs.

Below is the configuration procedure for interal trigger input:


- Set counting cycles through TMRx PR register
- Set counting frequency through TMRx DIV register
- Set counting modes through the TWCMSEL[1:0] in TMRx CTRL1 register
- Select internal trigger by setting STIS[2:0]= 3'b000~3'b011 in TMRx STCTRL register
- Select external clock mode A by setting SMSEL[2:0]=3'b111 in TMRx STCTRL register
- Eable TMRx to start counting through the TMREN in TMRx CTRL1 register

Table 14-2 TMRx internal trigger connection

Slave timer	IS0 (STIS = 000)	IS1 (STIS = 001)	IS2 (STIS = 010)	IS3 (STIS = 011)
TMR2	TMR1	USB_SOF	-	TMR4
-	TMR1	TMR2	TMR5	TMR4
TMR4	TMR1	TMR2	-	-
TMR5	TMR2	-	TMR4	-

Note 1: If there is no corresponding timer in a device, the corresponding trigger signal ISx is not present.

Figure 14-8 Counter timing with prescaler value changing from 1 to 4



14.1.3.2 Counting mode

The timer (TMR2 to TMR5) supports several counting modes to meet different application scenarios. Each timer has an internal 16-bit up, down, up/down counter. TMR2/5 can be extended to 32-bit by setting the PMEN bit. The TMRx_PR register is loaded with the counter value.

The value in the TMRx_PR is immediately moved to the shadow register by deault. When the periodic buffer is enabled (PRBEN=1), the value in the TMRx_PR register is transferred to the shadow register only at an overflow event.


TMRx_DIV register is used to define the counter frequency of the counter. The counter counts once every DIV[15:0]+1 clock cycle. Similar to TMRx_PR register, after enabling periodic buffer, the value of the TMRx_DIV register are transferred into the shadow register at each overflow event.

Reading the TMRx_CNT register returns the current counter value. Writing the TMRx_CNT register will update the current counter value.

An overflow event is is enabled by default. It can be disabled by setting OVFEN=1 in the TMRx_CTRL1 register. The OVFS bit in the TMRx_CTRL1 register is used to select the source of an overflow event, which is, by default, counter overflow or underflow, setting OVFSWTR, reset signal generated by slave mode timer controller in reset mode. Once the OVFS is set, an overflow event is generated only when overflow or underflow occurs.

Setting the TMREN bit (TMREN=1) enables the timer to start counting. Base on synchronization logic, however, the actual enable signal TMR_EN is set 1 clock cycle after the TMREN is set.


Figure 14-9 Basic structure of a counter



Upcounting mode

This mode is enabled by CMSEL[1:0]=2'b00 and OWCDIR=1'b0 in the TMRx_CTRL1 register.

In upcounting mode, the counter counts from 0 to the value programmed in the TMRx_PR register, restarts from 0, and generates a counter overflow event, with setting OVFIF=1. If the overflow event is disabled, the register is no longer reloaded with the prescaler and re-loaded value after counter overflow occurs, otherwise, the prescaler and re-loaded value will be updated at an overflow event.








Figure 14-11 Overflow event when PRBEN=1



Downcounting mode

This mode is enabled by setting CMSEL[1:0]=2'b00 and OWCDIR=1'b1 in the TMRx_CTRL1 register. In downcounting mode, the counter counts from the value programmed in the TMRx_PR register down to 0, and restarts from the value programmed, and generates a counter underflow event.

Figure 14-12 Counter timing diagram with internal clock divided by 4



Up/down counting mode

Up/down counting mode can be enabled by setting CMSEL[1:0]≠2'b00 in the TMRx CTRL1 register. In




up/down counting mode, the counter counts up/down alternatively. When the counter counts from the value programmed in the TMRx_PR register down to 1, an underflow event is generated, and then restarts counting from 0; When the counter counts from 0 to the value of the TMRx_PR register -1, an overflow event is generated, and then restarts counting from the value of the TMRx_PR register. The OWCDIR bit indicates the current counting direction.

The TWCMSEL[1:0] bit in the TMRx_CTRL1 register is used to select the condition under which the CxIF flag is set in two-way counting mode. In other words, when TWCMSEL[1:0]=2'b01 (counting mode 1) is selected, the CxIF flag is set only when the counter counts down; when TWCMSEL[1:0]=2'b10 (counting mode 2) is selected, the CxIF flag is set only when the counter counts up; when TWCMSEL[1:0]=2'b11 (counting mode 3) is selected, the CxIF flag is set when the counter counts up and down.

Note: The OWCDIR is ready-only in up/down counting mode.


Figure 14-13 Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32



Encoder interface mode

In this mode, the two input (TMRx_CH1 and TMRx_CH2) signals are required. Depending on the level on one input, the counter counts up or down on the edge of the other input signal. The OWCDIR bit indicates the direction of the counter, as shown in the table below:

Figure 14-14 Encoder mode structure



Encoder mode A: SMSEL=3'b001. The counter counts on the selected C1IFP1 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C1IFP1 and the level of C2IFP2.

Encoder mode B: SMSEL=3'b010. The counter counts on the selected C2IFP2 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C2IFP2 and the level of C1IFP1.

Encoder mode C: SMSEL=3'b011. The counter counts on both C1IFP1 and C2IFP2 edges (rising and falling edges). The counting direction is dependent on the C1IFP1 edge direction and C2IFP2 level, and C2IFP2 edge direction and C1IFP1 level.

To use encoder mode, follow the procedures below:

- Set channel 1 input signal filtering through the C1DF[3:0] bit in the TMRx_CM1 register;
 Set channel 1 input signal active level through the C1P bit in the TMRx_CCTRL register
- Set channel 2 input signal filtering through the C2DF[3:0] bit in the TMRx_CM1 register;
 Set channel 2 input signal active level through the C2P bit in the TMRx_CCTRL register




- Set channel 1 as input mode through the C1C[1:0] bit in the TMRx_CM1 register;
 Set channel 2 as input mode through the C2C[1:0] bit in the TMRx_CM1 register
- Select encoder mode A (SMSEL=3'b001), encoder mode B (SMSEL=3'b010), or encoder mode
 C (SMSEL=3'b011) by setting the SMSEL[2:0] bit in the TMRx STCTRL register
- Set counting cycles through the PR[15:0] bit in the TMRx_PR register
- Set counting frequency through the DIV[15:0] bit in the TMRx_DIV register
- Configure the corresponding IOs of TMRx CH1 and TMRx CH2 as multiplexed mode
- Enable counter through the TMREN bit in the TMRx_CTRL1 register

Table 14-3 Couting direction versus encoder signals

A saline a dana	Level on opposite signal	C1IFP1	signal	C2IFP2 signal		
Active edge	(C1IFP1 to C2IFP2, C2IFP2 to C1IFP1)	Rising	Falling	Rising	Falling	
Count on C1IFP1 only	High	Down	Down Up		No count	
	Low	Up	Down	No count	No count	
Count on C2IFP2 only	High	No count	No count	Up	Down	
	Low	No count	No count	Down	Up	
Count on both C1IFP1	High	Down	Up	Up	Down	
and C2IFP2	Low	Up	Down	Down	Up	

Figure 14-15 Example of counter behavior in encoder interface mode (encoder mode C)



14.1.3.3 TMR input function

Each of timers (TMR2 and TMR5) has four independent channels, with each channel being configured as input or output.

As input, each channel input signal is handled as follows:

- TMRx_CHx outputs the pre-processed CxIRAW. The C1INSEL bit is used to select the source of C1IRAW from TMRx_CH1 or the XOR-ed TMRx_CH1, TMRx_CH2 and TMRx_CH3.
 - The sources of C2IRAW, C3IRAW and C4IRAW are TMRx_CH2, TMRx_CH3 and TMRx_CH4, respectively.
- CxIRAW inputs digital filter and outputs filtered CxIF signal. The digital filter uses the CxDF bit to program sampling frequency and sampling times.
- CxIF inputs edge detector, and outputs the CxIFPx signal after edge selection. The edge selection depends on both CxP and CxCP bits. It is possible to select input rising edge, falling edge or both edges.
- CxIFPx inputs capture signal selector, and outputs the CxIN signal after capture signal selection. The capture signal selection is defined by CxC bit. It is possible to select CxIFPx, CyIFPx or STCI as CxIN source. Of those, CyIFPx (x≠y) is the CyIFPy signal that is from Y channel and processed by channel-x edge detector (for example, C1IFP2 is the channel 1's C1IFP1 signal that passed through channel 2 edge detection). The



STCI comes from slave timer controller, and its source is selected by STIS bit.

- CxIN outputs the CxIPS signal that is divided by input channel divider. The divider factor can be defined as No division, /2, /4 or /8, by the CxIDIV bit.

Figure 14-16 Input/output channel 1 main circuit





Figure 14-17 Channel 1 input stage



Input mode

In input mode, the TMRx_CxDT registers latch the current counter values after the selected triggle signal is detected, and the capture compare interrupt flag bit (CxIF) is set to 1. An interrupt or a DMA request will be generated if the CxIEN and CxDEN bits are enabled. If the selected trigger signal is detected when the CxIF is set to 1, a capture overflow event is generated. The previous counter value is overwritten by the current counter value, with setting CxRF=1.

To capture the rising edge of C1IN input, following the configuration procedure mentioned below:

- Set C1C=01 in the TMRx_CM1 register to select the C1IN as channel 1 input
- Set the filter bandwidth of C1IN signal (CxDF[3: 0])
- Set the active edge on the C1IN channel by writing C1P=0 (rising edge) in the TMRx_CCTR register
- Program C1IN signal capture frequency divider (C1DIV[1: 0])
- Enable channel 1 input capture (C1EN=1)
- If needed, enable the relevant interrupt or DMA request by setting the C1IEN bit in the TMRx_IDEN register or the C1DEN bit in the TMRx_IDEN register

Timer Input XOR function

The 3 timer input pins (TMRx_CH1, TMRx_CH2 and TMRx_CH3) are connected to the channel 1 (selected by setting the C1INSE in the TMRx CTRL2 register) through an XOR gate.

The XOR gate can be used to connect Hall sensors. For example, connect the three XOR inputs to the three Hall sensors respectively so as to calculate the position and speed of the rotation by analyzing three Hall sensor signals.

PWM input

PWM input mode is applied to channel 1 and 2. To use this mode, both C1IN and C2IN are mapped on to the same TMRx_CHx, and the CxIFPx of either channel 1 or channel 2 must be configured as trigger input and slave mode controller is configured in reset mode.

The PWM input mode can be used to measure the period and duty cycle of the PWM input signal. For




example, the user can measure the period and duty cycle of the PWM applied on channel 1 using the following procedures:


- Set C1C=2'b01: select C1IN for C1IFP1
- Set C1P=1'b0, select C1IFP1 rising edge active
- Set C2C=2'b10, select C2IN for C1IFP2
- Set C2P=1'b1, select C1IFP2 falling edge active
- Set STIS=3'b101, select the slave mode timer trigger singal as C1IFP1
- Set SMSEL=3'b100: configure the slave mode controller in reset mode
- Set C1EN=1'b1 and C2EN=1'b1. Enable channel 1 and input capture

After above configuration, the rising edge of channel 1 input signal will trigger the capture and stores the capture value into C1DT register, and it will reset the counter at the same time. The falling edge of the channel 1 input signal triggers the capture and stores the capture value into C2DT register. The period of the channel 1 input signal is calculated through C1DT, and its duty cycle through C2DT.

Figure 14-18 PWM input mode configuration example










14.1.3.4 TMR output function

The TMR output consists of a comparator and an output controller. It is used to program the period, duty cycle and polarity of the output signal.

Figure 14-20 Capture/compare channel output stage (channel 1 to 4)



Output mode

Write CxC[1: 0]≠2'b00 to configure the channel as output to implement multiple output modes. In this case, the counter value is compared with the value in the TMRx_CxDT register, and the intermediate signal CxORAW is generated according to the output mode selected by CxOCTRL[2: 0], which is sent to IO after being processed by the output control circuit. The period of the output signal is configured by the TMRx_PR register, while the duty cycle by the TMRx_CxDT register.

Output compare modes include:

PWM mode A:

Enable PWM mode A by setting CxOCTRL=3'b110. In upcounting mode, C1ORAW outputs high when TMRx_C1DT>TMRx_CVAL, otherwise, it is low; In downcounting mode, C1ORAW outputs low when TMRx_C1DT<TMRx_CVAL, otherwise, it is high.

To use PWM mode A, the following procedures are recommended:

- Set PWM periods throug TMRx_PR register
- Set PWM duty cycles through TMRx CxD
- Select PWM mode A by setting CxOCTRL=3'b110 in the TMRx CM1/CM2 register
- Set counting frequency through TMRx DIV register
- Select counting mode by setting the TWCMSEL[1:0] bit in the TMRx CTRL1 register
- Select output polarity through the CxP and CxCP bits in the TMRx CCTRL register
- Enable channel output through the CxEN and CxCEN bits in the TMRx CCTRL register
- Enable TMRx output through the OEN bit in the TMRx BRK register
- Configure GPIOs corresponding to TMR output channels as multiplexed mode
- Enable TMRx to start counting through the TMREN bit in the TMRx CTRL1 register.

PWM mode B:

Enable PWM mode B by setting CxOCTRL=3'b111. In upcounting mode, C1ORAW outputs low when TMRx_C1DT>TMRx_CVAL, otherwise, it is high; In downcounting mode, C1ORAW outputs high when TMRx_C1DT<TMRx_CVAL, otherwise, it is low.

Forced output mode:

Enable forced output mode by setting CxOCTRL=3'b100/101. In this case, the CxORAW is forced to be the programmed level, regardless of the counter value. Despite this, the channel flag bit and DMA request still depend on the compare result.

Output compare mode:

Enable output compare mode by setting CxOCTRL=3'b001/010/011. In this case, when the counter value matches the value of the CxDT register, the CxORAW is forced high (CxOCTRL=3'b001), low (CxOCTRL=3'b010) or toggling (CxOCTRL=3'b011).

One-pulse mode:

This is a particular case of PWM mode. Enable one-pulse by setting OCMEN=1. In this mode, the comparison match is performed in the current counting period. The TMREN bit is cleared as soon as the current counting is completed. Therefore, only one pulse is output. When configured in



upcounting mode, the configureation must follow the rule: CVAL<CxDT≤PR; in downcounting mode, CVAL>CxDT is required.

Fast output mode:


Enable this mode by setting CxOIEN=1. If enabled, the CxORAW signal will not change when the counter value matches the CxDT, but change at the beginning of the current counting period. In other words, the comparison result is advanced, so the comparison result between the counter value and the TMRx CxDT register will determine the level of CxORAW in advance.


Figure 14-21 gives an example of output compare mode (toggle) with C1DT=0x3. When the counter value is equal to 0x3, C1OUT toggles.

Figure 14-22 gives an example of the combination between upcounting mode and PWM mode A. The output signal behaves when PR=0x32 but CxDT is configured with a different value.

Figure 14-23 gives an example of the combination between up/down counting mode and PWM mode A. The output signal behaves when PR=0x32 but CxDT is configured with a different value.

Figure 14-24 gives an example of the combination between upcounting mode and one-pulse PWM mode B. The counter only counts only one cycle, and the output signal sents only one pulse.









Figure 14-24 One-pulse mode



Master mode timer event output

When TMR is used as a master timer, one of the following source of sigals can be selected as TRGOUT output to a slave mode timer. This is done by setting the PTOS bit in the TMRxCTRL2 register.


- -PTOS=3'b000, TRGOUT output software overflow event (OVFSWTR bit in TMRx SWEVT register)
- -PTOS=3'b001, TRGOUT output counter enable
- -PTOS=3'b010, TRGOUT output counter overflow event
- -PTOS=3'b011, TRGOUT output capture and compare event
- -PTOS=3'b100, TRGOUT output C1ORAW
- -PTOS=3'b101, TRGOUT output C2ORAW
- -PTOS=3'b110, TRGOUT output C3ORAW
- -PTOS=3'b111, TRGOUT output C4ORAW

CxORAW clear

When the CxOSEN bit is set, the CxORAW signal for a given channel is cleared by applying a high level to the EXT input. The CxORAW signal remains unchanged until the next overflow event.

This function can only be used in output capture or PWM modes, and does not work in forced output mode. *Figure 14-25* shows the example of clearing CxORAW signal. When the EXT input is high, the CxORAW signal, which was originally high, is driven low; when the EXT is low, the CxORAW signal outputs the corresponding level according to the comparison result between the counter value and CxDT value.





14.1.3.5 TMR synchronization


The timers are linked together internnaly for timer synchronization. Master timer is selected by setting the PTOS[2: 0] bit; Slave timer is selected by setting the SMSEL[2: 0] bit.

Slave mode include:

Slave mode: Reset mode

The counter and its prescaler can be reset by a selected trigger signal. An overflow event is generated when OVFS=0.






Slave mode: Suspend mode

In this mode, the counter is controlled by a selected trigger input. The counter starts counting when the trigger input is high and stops as soon as the trigger input is low.


Figure 14-27 Example of suspend mode



Slave mode: Trigger mode

The counter can start counting on the rising edge of a selected trigger input (TMR_EN=1)


Figure 14-28 Example of trigger mode



Master/slave timer interconnection

Both Master and slave timer can be configured in different master and slave modes respectively. The combination of both them can be used for various purposes. *Figure 14-29* provides an example of interconnection between master timer and slave timer.

Figure 14-29 Master/slave timer connection




Using master timer to clock the slave timer:

- Configure master timer output signal TRGOUT as an overflow event (PTOS[2: 0]=3'b010). The
 master timer outputs a pulse signal at each counter overflow event, which is used as the counting
 clock of the slave timer.
- Configure the master timer counting period (TMRx PR registers)
- Configure the slave timer trigger input signal TRGIN as master timer output (STIS[2: 0] in the TMRx_STCTRL register)
- Configure the slave timer to use external clock mode A (SMSEL[2: 0]=3'b111 in the TMRx STCTRL register)
- Set TMREN =1 in both master timer and slave timer to enable them

Using master timer to start slave timer:


- Configure master timer output signal TRGOUT as an overflow event (PTOS[2: 0]=3'b010). The
 master timer outputs a pulse signal at each counter overflow event, which is used as the counting
 clock of the slave timer.
- Configure master timer counting period (TMRx PR registers)
- Configure slave timer trigger input signal TRGIN as master timer input
- Configure slave timer as trigger mode (SMSEL=3'b110 in the TMR2 STCTRL register)
- Set TMREN=1 to enable master timer.



Starting master and slave timers synchronously by an external trigger:

In this example, configure the master timer as master/slave mode synchronously and enable its slave timer synchronization function. This mode is used for synchronization between master timer and slave timer.

- Set the STS bit of the master timer.
- Configure master timer output signal TRGOUT as an overflow event (PTOS[2: 0]=3'b010). The
 master timer outputs a pulse signal at each counter overflow event, which is used as the counting
 clock of the slave timer.
- Configure the slave timer mode of the master timer as trigger mode, and select C1IN as trigger source
- Configure slave timer trigger input signal TRGIN as master timer output
- Configure slave timer as trigger mode (SMSEL=3'b110 in the TMR2 STCTRL register)



14.1.3.6 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 core halted), the TMRx counter stops counting by setting the TMRx_PAUSE in the DEBUG module.

14.1.4 TMRx registers

These peripheral registers must be accessed by word (32 bits).

TMRx register are mapped into a 16-bit addressable space.

Table 14-4 TMRx register map and reset value

Register	Offset	Reset value



TMRx_CTRL1	0x00	0x0000
TMRx_CTRL2	0x04	0x0000
TMRx_STCTRL	0x08	0x0000
TMRx_IDEN	0x0C	0x0000
TMRx_ISTS	0x10	0x0000
TMRx_SWEVT	0x14	0x0000
TMRx_CM1	0x18	0x0000
TMRx_CM2	0x1C	0x0000
TMRx_CCTRL	0x20	0x0000
TMRx_CVAL	0x24	0x0000 0000
TMRx_DIV	0x28	0x0000
TMRx_PR	0x2C	0x0000 0000
TMRx_C1DT	0x34	0x0000 0000
TMRx_C2DT	0x38	0x0000 0000
TMRx_C3DT	0x3C	0x0000 0000
TMRx_C4DT	0x40	0x0000 0000
TMRx_DMACTRL	0x48	0x0000
TMRx_DMADT	0x4C	0x0000

14.1.4.1 Control register1 (TMRx_CTRL1)

Bit	Register	Reset value	Type	Description
Bit 15: 11	Reserved	0x00	resd	Kept at its default value.
Bit 10	PMEN	0x0	rw	Plus Mode Enable This bit is used to enable TMRx plus mode. In this mode, TMRx_CVAL, TMRx_PR and TMRx_CxDT are extended from 16-bit to 32-bit. 0: Disabled 1: Enabled Note: This function is only valid for TMR2 and TMR5. It is not applicable to other TMRs. In plus mode or when disabled, only 16-bit value can be written to TMRx_CVAL, TMRx_PR and TMRx_CxDT registers.
Bit 9: 8	CLKDIV	0x0	rw	Clock division This field is used to define the relationship between digital filter sampling frequency (f_{DTS}) and timer clock frequency (f_{CK_INT}). 00: No division, $f_{DTS}=f_{CK_INT}$ 01: Divided by 2, $f_{DTS}=f_{CK_INT}/2$ 10: Divided by 4, $f_{DTS}=f_{CK_INT}/4$ 11: Reserved
Bit 7	PRBEN	0x0	rw	Period buffer enable 0: Period buffer is disabled 1: Period buffer is enabled
Bit 6: 5	TWCMSEL	0x0	rw	Two-way counting mode selection 00: One-way counting mode, depending on the OWCDIR bit 01: Two-way counting mode1, count up and down alternately, the CxIF bit is set only when the counter counts down 10: Two-way counting mode2, count up and down alternately, the CxIF bit is set only when the counter counts up



				11: Two-way counting mode3, count up and down alternately, the CxIF bit is set when the counter counts up
				/ down
				One-way count direction
Bit 4	OWCDIR	0x0	rw	0: Up
				1: Down
				One cycle mode enable
				This bit is use to select whether to stop counting at an
Bit 3	OCMEN	0x0	rw	overflow event
				0: The counter does not stop at an overflow event
				1: The counter stops at an overflow event
				Overflow event source
				This bit is used to select overflow event or DMA request
Bit 2	OVFS	0x0	rw	sources.
DIL Z	OVES	UXU	I VV	0: Counter overflow, setting the OVFSWTR bit or overflow
				event generated by slave timer controller
				1: Only counter overflow generates an overflow event
				Overflow event enable
Bit 1	OVFEN	0x0	rw	0: Enabled
				1: Disabled
				TMR enable
Bit 0	TMREN	0x0	rw	0: Disabled
				1: Enabled

14.1.4.2 Control register2 (TMRx_CTRL2)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x00	resd	Kept at its default value.
				C1IN selection
D:+ 7	CAINICEI	0.0	mar	0: CH1 pin is connected to C1IRAW input
Bit 7	C1INSEL	0x0	rw	1: The XOR result of CH1, CH2 and CH3 pins is connected
				to C1IRAW input
				Master TMR output selection
				This field is used to select the TMRx signal sent to the
				slave timer.
				000: Reset
				001: Enable
Bit 6: 4	PTOS	0x0	rw	010: Update
				011: Compare pulse
				100: C1ORAW signal
				101: C2ORAW signal
				110: C3ORAW signal
				111: C4ORAW signal
				DMA request source
Bit 3	DRS	0x0	rw	0: Capture/compare event
				1: Overflow event
Bit 2: 0	Reserved	0x0	resd	Kept at its default value.

14.1.4.3 Slave timer control register (TMRx_STCTRL)

Bit	Register	Reset value	Type	Description
				External signal polarity
Bit 15	ESP	0x0	rw	0: High or rising edge
				1: Low or falling edge
				External clock mode B enable
Bit 14	ECMBEN	0x0	ru.	This bit is used to enable external clock mode B
DIL 14	ECIVIDEIN	UXU	rw	0: Disabled
				1: Enabled
				External signal divide
				This field is used to select the frequency division of an
				external trigger
Bit 13: 12	ESDIV	0x0	rw	00: Normal
				01: Divided by 2
				10: Divided by 4
				11: Divided by 8



Bit 11: 8	ESF	0x0	rw	External signal filter This field is used to filter an external signal. The external signal can be sampled only after it has been generated N times 0000 : No filter, sampling by f_{DTS} 0001 : $f_{SAMPLING} = f_{CK_INT}$, N=2 0010 : $f_{SAMPLING} = f_{CK_INT}$, N=4 0011 : $f_{SAMPLING} = f_{CK_INT}$, N=8 0100 : $f_{SAMPLING} = f_{DTS}/2$, N=6 0101 : $f_{SAMPLING} = f_{DTS}/2$, N=8 0110 : $f_{SAMPLING} = f_{DTS}/4$, N=6 0111 : $f_{SAMPLING} = f_{DTS}/4$, N=8 1000 : $f_{SAMPLING} = f_{DTS}/4$, N=8 1001 : $f_{SAMPLING} = f_{DTS}/8$, N=8 1010 : $f_{SAMPLING} = f_{DTS}/16$, N=5 1011 : $f_{SAMPLING} = f_{DTS}/16$, N=6 1100 : $f_{SAMPLING} = f_{DTS}/16$, N=8 1101 : $f_{SAMPLING} = f_{DTS}/32$, N=6 1101 : $f_{SAMPLING} = f_{DTS}/32$, N=5 1110 : $f_{SAMPLING} = f_{DTS}/32$, N=6 1111 : $f_{SAMPLING} = f_{DTS}/32$, N=6
Bit 7	STS	0x0	rw	Subordinate TMR synchronization If enabled, master and slave timer can be synchronized. 0: Disabled 1: Enabled
Bit 6: 4	STIS	0x0	rw	Subordinate TMR input selection This field is used to select the subordinate TMR input. 000: Internal selection 0 (IS0) 001: Internal selection 1 (IS1) 010: Internal selection 2 (IS2) 011: Internal selection 3 (IS3) 100: C1IRAW input detector (C1INC) 101: Filtered input 1 (C1IF1) 110: Filtered input 2 (C1IF2) 111: External input (EXT) Pleaser refer to <i>Table 14-2</i> for more information on ISx for each timer.
Bit 3	Reserved	0x0	resd	Kept at its default value
Bit 2: 0	SMSEL	0x0	rw	Subordinate TMR mode selection 000: Slave mode is disabled 001: Encoder mode A 010: Encoder mode B 011: Encoder mode C 100: Reset mode — Rising edge of the TRGIN input reinitializes the counter 101: Suspend mode — The counter starts counting when the TRGIN is high 110: Trigger mode — A trigger event is generated at the rising edge of the TRGIN input 111: External clock mode A — Rising edge of the TRGIN input clocks the counter Note: Please refer to count mode section for the details on encoder mode A/B/C.

14.1.4.4 DMA/interrupt enable register (TMRx_IDEN)

Bit	Register	Reset value	Type	Description	
Bit 15	Reserved	0x0	resd	Kept at its default value	
				Trigger DMA request enable	
Bit 14	TDEN	0x0	rw	0: Disabled	
				1: Enabled	
Bit 13	Reserved	0x0	resd	Kept at its default value	
				Channel 4 DMA request enable	
Bit 12	C4DEN	0x0	rw	0: Disabled	
				1: Enabled	



				Channel 3 DMA request enable	
Bit 11	C3DEN	0x0	rw	0: Disabled	
				1: Enabled。	
				Channel 2 DMA request enable	
Bit 10	C2DEN	0x0	rw	0: Disabled	
				1: Enabled	
				Channel 1 DMA request enable	
Bit 9	C1DEN	0x0	rw	0: Disabled	
				1: Enabled	
				Overflow event DMA request enable	
Bit 8	OVFDEN	0x0	rw	0: Disabled	
				1: Enabled	
Bit 7	Reserved	0x0	resd	Kept at its default value	
				Trigger interrupt enable	
Bit 6	TIEN	0x0	rw	0: Disabled	
				1: Enabled	
Bit 5	Reserved	0x0	resd	Kept at its default value	
				Channel 4 interrupt enable	
Bit 4	C4IEN	0x0	rw	0: Disabled	
				1: Enabled	
				Channel 3 interrupt enable	
Bit 3	C3IEN	0x0	rw	0: Disabled	
				1: Enabled	
				Channel 2 interrupt enable	
Bit 2	C2IEN	0x0	rw	0: Disabled	
				1: Enabled	
				Channel 1 interrupt enable	
Bit 1	C1IEN	0x0	rw	0: Disabled	
				1: Enabled	
				Overflow interrupt enable	
Bit 0	OVFIEN	0x0	rw	0: Disabled	
				1: Enabled	

14.1.4.5 Interrupt status register (TMRx_ISTS)

			•	= /
Bit	Register	Reset value	Type	Description
Bit 15: 13	Reserved	0x0	resd	Kept at its default value
Bit 12	C4RF	0x0	rw0c	Channel 4 recapture flag
DIL 12	C4RF	UXU	TWOC	Please refer to C1RF description.
Bit 11	C3RF	0x0	rw0c	Channel 3 recapture flag
DILTI	CORF	UXU	TWOC	Please refer to C1RF description.
Bit 10	C2RF	0x0	rw0c	Channel 2 recapture flag
DIL 10	CZKF	UXU	TWOC	Please refer to C1RF description.
				Channel 1 recapture flag
				This bit indicates whether a recapture is detected when
Bit 9	C1RF	0x0	rw0c	C1IF=1. This bit is set by hardware, and cleared by writing
	CIKI	UXU	TWOC	"O".
				0: No capture is detected
				1: Capture is detected.
Bit 8: 7	Reserved	0x0	resd	Kept at its default value
				Trigger interrupt flag
				This bit is set by hardware on a trigger event. It is cleard
				by writing "0".
Bit 6	TRGIF	0x0	rw0c	0: No trigger event occurs
				1: Trigger event is generated.
				Trigger event: an active edge is detected on TRGIN input,
-				or any edge in suspend mode.
Bit 5	Reserved	0x0	resd	Kept at its default value
Bit 4	C4IF	0x0	rw0c	Channel 4 interrupt flag
	O-111	0.00	14400	Please refer to C1IF description.
Bit 3	C3IF	0x0	rw0c	Channel 3 interrupt flag
DICO COIF	0.00	TWOC	Please refer to C1IF description.	
Bit 2	C2IF	0x0	rw0c	Channel 2 interrupt flag
DIL Z	0211	0.00	1 0000	Please refer to C1IF description.
				-



Bit 1	C1IF	0x0	rw0c	Channel 1 interrupt flag If the channel 1 is configured as input mode: This bit is set by hardware on a capture event. It is cleared by software or read access to the TMRx_C1DT 0: No capture event occurs 1: Capture event is generated If the channel 1 is configured as output mode: This bit is set by hardware on a compare event. It is cleared by software. 0: No compare event occurs 1: Compare event is generated
Bit 0	OVFIF	0x0	rw0c	Overflow interrupt flag This bit is set by hardware on an overflow event. It is cleared by software. 0: No overflow event occurs 1: Overflow event is generated. If OVFEN=0 and OVFS=0 in the TMRx_CTRL1 register: - An overflow event is generated when OVFG= 1 in the TMRx_SWEVE register; - An overflow event is generated when the counter CVAL is reinitialized by a trigger event.



14.1.4.6 Software event register (TMRx_SWEVT)

Bit	Register	Reset value	Type	Description
Bit 15: 7	Reserved	0x000	resd	Kept at its default value.
				Trigger event triggered by software
Bit 6	TRGSWTR	0.40	m	This bit is set by software to generate a trigger event.
סוו ט	IKGSWIK	0x0	rw	0: No effect
				1: Generate a trigger event.
Bit 5	Reserved	0x0	resd	Kept at its default value.
Dit 4	CACMTD	0.40	1440	Channel 4 event triggered by software
Bit 4	C4SWTR	0x0	wo	Please refer to C1M description.
Bit 3	C3SWTR	0x0	14/0	Channel 3 event triggered by software
DILO	CSSWIR	UXU	WO	Please refer to C1M description.
Bit 2	C2SWTR	0x0	wo	Channel 2 event triggered by software
DIL Z	CZSWIK	UXU	wo	Please refer to C1M description
				Channel 1 event triggered by software
Bit 1	C1SWTR	0x0	1440	This bit is set by software to generate a channel 1 event.
DIL I	CISWIK	UXU	wo	0: No effect
				1: Generate a channel 1 event.
				Overflow event triggered by software
Bit 0	OVFSWTR	0x0	wo	This bit is set by software to generate an overflow event.
טונ ט	OVESWIK	UXU	WU	0: No effect
				1: Generate an overflow event.

14.1.4.7 Channel mode register1 (TMRx_CM1)

Output compare mode:

	compare mode:			
Bit	Register	Reset value	Type	Description
Bit 15	C2OSEN	0x0	rw	Channel 2 output switch enable
Bit 14: 12	C2OCTRL	0x0	rw	Channel 2 output control
Bit 11	C2OBEN	0x0	rw	Channel 2 output buffer enable
Bit 10	C20IEN	0x0	rw	Channel 2 output enable immediately
Bit 9: 8	C2C	0x0	rw	Channel 2 configuration This field is used to define the direction of the channel 2 (input or output), and the selection of input pin when C2EN='0': 00: Output 01: Input, C2IN is mapped on C2IFP2 10: Input, C2IN is mapped on C1IFP2 11: Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS register.
Bit 7	C1OSEN	0x0	rw	Channel 1 output switch enable 0: C1ORAW is not affected by EXT 1: Once high level is detect on EXT input, clear C1ORAW.
Bit 6: 4	C1OCTRL	0x0	rw	Channel 1 output control This field defines the behavior of the original signal C10RAW. 000: Disconnected. C10RAW is disconnected from C10UT; 001: C10RAW is high when TMRx_CVAL=TMRx_C1DT 010: C10RAW is low when TMRx_CVAL=TMRx_C1DT 011: Switch C10RAW level when TMRx_CVAL=TMRx_C1DT 100: C10RAW is forced low 101: C10RAW is forced high. 110: PWM mode A -OWCDIR=0, C10RAW is high once TMRx_C1DT>TMRx_CVAL, else low; -OWCDIR=1, C10RAW is low once TMRx_ C1DT <tmrx_cval, -owcdir="0," 111:="" b="" c10raw="" c1dt="" else="" high;="" is="" low="" mode="" once="" pwm="" tmrx_="">TMRx_CVAL, else high;</tmrx_cval,>



				OWCDIR=1, C1ORAW is high once TMRx_ C1DT
				<tmrx_cval, else="" low.<="" td=""></tmrx_cval,>
				Note: In the configurations othern than 000', the C1OUT
				is connected to C10RAW. The C10UT output level is not
				only subject to the changes of C1ORAW, but also the
				output polarity set by CCTRL.
				Channel 1 output buffer enable
				0: Buffer function of TMRx_C1DT is disabled. The new
				value written to the TMRx_C1DT takes effect
D:+ 2	C1OBEN	0.40	5 1.4.4	immediately.
Bit 3	CIOBEN	0x0	rw	1: Buffer function of TMRx_C1DT is enabled. The value
				to be written to the TMRx_C1DT is stored in the buffer
				register, and can be sent to the TMRx_C1DT register only
				on an overflow event.
				Channel 1 output enable immediately
		0x0		In PWM mode A or B, this bit is used to accelerate the
				channel 1 output's response to the trigger event.
Bit 2	C10IEN		rw	0: Need to compare the CVAL with C1DT before
				generating an output
				1: No need to compare the CVAL and C1DT. An output is
				generated immediately when a trigger event occurs.
				Channel 1 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
				01: Input, C1IN is mapped on C1IFP1
				10: Input, C1IN is mapped on C2IFP1
				11: Input, C1IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
_	_			• • • • • • • • • • • • • • • • • • • •

Input cap	pture mode:			
Bit	Register	Reset value	Type	Description
Bit 15: 12	C2DF	0x0	rw	Channel 2 digital filter
Bit 11: 10	C2IDIV	0x0	rw	Channel 2 input divider
				Channel 2 configuration
				This field is used to define the direction of the channel 2
				(input or output), and the selection of input pin when
				C2EN='0':
Bit 9: 8	C2C	0x0	rw	00: Output
				01: Input, C2IN is mapped on C2IFP2
				10: Input, C2IN is mapped on C1IFP2
				11: Input, C2IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
	C1DF			Channel 1 digital filter
				This field defines the digital filter of the channel 1. N
				stands for the number of filtering, indicating that the input
				edge can pass the filter only after N sampling events.
				0000: No filter, sampling is done at f_{DTS}
				1000: f _{SAMPLING} =f _{DTS} /8, N=6
		0x0		0001: $f_{SAMPLING} = f_{CK\ INT}$, N=2
				1001: f _{SAMPLING} =f _{DTS} /8, N=8
			rw	0010: f _{SAMPLING} =f _{CK INT} , N=4
D:+ 7: 4				1010: f _{SAMPLING} =f _{DTS} /16, N=5
Bit 7: 4				0011: f _{SAMPLING} =f _{CK_INT} , N=8
				1011: $f_{SAMPLING} = f_{DTS}/16$, N=6
				0100: f _{SAMPLING} =f _{DTS} /2, N=6
				1100: f _{SAMPLING} =f _{DTS} /16, N=8
				0101: $f_{SAMPLING} = f_{DTS}/2$, N=8
				1101: f _{SAMPLING} =f _{DTS} /32, N=5
				0110: $f_{SMPLING} = f_{DTS}/4$, N=6
				1110: f _{SAMPLING} =f _{DTS} /32, N=6
				0111: f _{SAMPLING} =f _{DTS} /4, N=8
				1111: f _{SAMPLING} =f _{DTS} /32, N=8



Bit 3: 2	C1IDIV	0x0	rw	Channel 1 input divider This field defines Channel 1 input divider. 00: No divider. An input capture is generated at each active edge. 01: An input compare is generated every 2 active edges 10: An input compare is generated every 4 active edges 11: An input compare is generated every 8 active edges Note: the divider is reset once C1EN='0'
Bit 1: 0	C1C	0x0	rw	Channel 1 configuration This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN='0': 00: Output 01: Input, C1IN is mapped on C1IFP1 10: Input, C1IN is mapped on C2IFP1 11: Input, C1IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.

14.1.4.8 Channel mode register2 (TMRx_CM2)

Output compare mode:

Bit	Register	Reset value	Type	Description
Bit 15	C4OSEN	0x0	rw	Channel 4 output switch enable
Bit 14: 12	C4OCTRL	0x0	rw	Channel 4 output control
Bit 11	C4OBEN	0x0	rw	Channel 4 output buffer enable
Bit 10	C40IEN	0x0	rw	Channel 4 output enable immediately
				Channel 4 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C4EN='0':
Bit 9: 8	C4C	0x0	rw	00: Output
				01: Input, C4IN is mapped on C4IFP4
				10: Input, C4IN is mapped on C3IFP4
				11: Input, C4IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
Bit 7	C3OSEN	0x0	rw	Channel 3 output switch enable
Bit 6: 4	C3OCTRL	0x0	rw	Channel 3 output control
Bit 3	C3OBEN	0x0	rw	Channel 3 output buffer enable
Bit 2	C3OIEN	0x0	rw	Channel 3 output enable immediately
				Channel 3 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C3EN='0':
Bit 1: 0	C3C	0x0	rw	00: Output
				01: Input, C3IN is mapped on C3IFP3
				10: Input, C3IN is mapped on C4IFP3
				11: Input, C3IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.

Input capture mode:

Bit	Register	Reset value	Type	Description
Bit 15: 12	C4DF	0x0	rw	Channel 4 digital filter
Bit 11: 10	C4IDIV	0x0	rw	Channel 4 input divider
				Channel 4 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C4EN='0':
Bit 9: 8	C4C	0x0	rw	00: Output
				01: Input, C4IN is mapped on C4IFP4
				10: Input, C4IN is mapped on C3IFP4
				11: Input, C4IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
Bit 7: 4	C3DF	0x0	rw	Channel 3 digital filter
Bit 3: 2	C3IDIV	0x0	rw	Channel 3 input divider
Bit 1:0	C3C	0x0	rw	Channel 3 configuration



This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C3EN='0':

00: Output

01: Input, C3IN is mapped on C3IRAW

10: Input, C3IN is mapped on C4IRAW

11: Input, C3IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.

14.1.4.9 Channel control register (TMRx_CCTRL)

Bit	Register	Reset value	Type	Description
Bit 15: 14	Reserved	0x0	resd	Kept at its default value.
D:: 40	C4P	0.40		Channel 4 polarity
Bit 13	C4P	0x0	rw	Pleaser refer to C1P description.
Bit 12	C4EN	0x0	F14/	Channel 4 enable
DIL 12	C4EN	UXU	rw	Pleaser refer to C1EN description.
				Channel 3 complementary polarity
Bit 11	C3CP	0x0	rw	Defines the active edge for input signals, refer to C1P for
				details.
Bit 10	Reserved	0x0	resd	Kept at its default value.
Bit 9	C3P	0x0	rw	Channel 3 polarity
ы э	COI	0.00	IVV	Pleaser refer to C1P description.
Bit 8	C3EN	0x0	rw	Channel 3 enable
Dit 0	OSLIV	0.00	1 44	Pleaser refer to C1EN description.
				Channel 2 complementary polarity
Bit 7	C2CP	0x0	rw	Defines the active edge for input signals, refer to C1P for
				details.
Bit 6	Reserved	0x0	resd	Kept at its default value.
Bit 5	C2P	0x0	rw	Channel 2 polarity
	<u> </u>	<u> </u>	1 44	Pleaser refer to C1P description.
Bit 4	C2EN	0x0	rw	Channel 2 enable
	CZEN	0.00	I VV	Pleaser refer to C1EN description.
				Channel 1 complementary polarity
Bit 3	C1CP	0x0	rw	Defines the active edge for input signals, refer to C1P for
				details.
Bit 2	Reserved	0x0	resd	Kept at its default value.
				Channel 1 polarity
				When the channel 1 is configured as output mode:
				0: C1OUT is active high
				1: C1OUT is active low
Bit 1	C1P	0x0	rw	When the channel 1 is configured as input mode:
				0: C1IN active edge is on its rising edge. When used as
				external trigger, C1IN is not inverted.
				1: C1IN active edge is on its falling edge. When used as
				external trigger, C1IN is inverted.
				Channel 1 enable
Bit 0	C1EN	0x0	rw	0: Input or output is disabled
				1: Input or output is enabled

Table 14-5 Standard CxOUT channel output control bit

CxEN bit	CxOUT output state
0	Output disabled (CxOUT=0, Cx_EN=0)
1	CxOUT = CxORAW + polarity, Cx_EN=1

Note: The state of the external I/O pins connected to the standard CxOUT channel depends on the CxOUT channel state and the GPIO and IOMUX registers.



14.1.4.10 Counter value (TMRx_CVAL)

Bit	Register	Reset value	Type	Description
Bit 31: 16	CVAL	0x0000	rw	Counter value When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the CVAL is expanded to 32 bits.
Bit 15: 0	CVAL	0x0000	rw	Counter value

14.1.4.11 Division value (TMRx_DIV)

Bit	Register	Reset value	Type	Description
Bit 15: 0	DIV	0x0000	rw	Divider value The counter clock frequency fck_cnt = ftmr_clk /(DIV[15: 0]+1). DIV contains the value written at an overflow event.

14.1.4.12 Period register (TMRx_PR)

Bit	Register	Reset value	Type	Description
Bit 31: 16	PR	0x0000	rw	Period value When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the PR is expanded to 32 bits.
Bit 15: 0	PR	0x0000	rw	Period value This defines the period value of the TMRx counter. The timer stops working when the period value is 0.

14.1.4.13 Channel 1 data register (TMRx_C1DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	C1DT	0x0000	rw	Channel 1 data register When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the C1DT is expanded to 32 bits.
Bit 15: 0	C1DT	0x0000	rw	Channel 1 data register When the channel 1 is configured as input mode: The C1DT is the CVAL value stored by the last channel 1 input event (C1IN) When the channel 1 is configured as output mode: C1DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C1OBEN bit, and the corresponding output is generated on C1OUT as configured.

14.1.4.14 Channel 2 data register (TMRx_C2DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	C2DT	0x0000	rw	Channel 2 data register When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the C2DT is expanded to 32 bits.
Bit 15: 0	C2DT	0x0000	rw	Channel 2 data register When the channel 2 is configured as input mode: The C2DT is the CVAL value stored by the last channel 2 input event (C1IN) When the channel 2 is configured as output mode: C2DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C2OBEN bit, and the corresponding output is generated on C2OUT as configured.



14.1.4.15 Channel 3 data register (TMRx_C3DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	C3DT	0x0000	rw	Channel 3 data register When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the C3DT is expanded to 32 bits.
Bit 15: 0	C3DT	0x0000	rw	Channel 3 data register When the channel 3 is configured as input mode: The C3DT is the CVAL value stored by the last channel 3 input event (C1IN) When the channel 3 is configured as output mode: C3DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C3OBEN bit, and the corresponding output is generated on C3OUT as configured.

14.1.4.16 Channel 4 data register (TMRx_C4DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	C4DT	0x0000	rw	Channel 4 data register When TMR2 or TMR5 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the C4DT is expanded to 32 bits.
Bit 15: 0	C4DT	0x0000	rw	Channel 4 data register When the channel 4 is configured as input mode: The C4DT is the CVAL value stored by the last channel 4 input event (C1IN) When the channel 4 is configured as output mode: C4DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C4OBEN bit, and the corresponding output is generated on C4OUT as configured.

14.1.4.17 DMA control register (TMRx_DMACTRL)

Bit	Register	Reset value	Type	Description	
Bit 15: 13	Reserved	0x0	resd	Kept at its default val	lue.
Bit 12: 8	DTB	0x00	rw	DMA transfer bytes This field defines the 00000: 1 byte 00010: 3 bytes 10000: 17 bytes	number of DMA transfers: 00001: 2 bytes 00011: 4 bytes 10001: 18 bytes
Bit 7: 5	Reserved	0x0	resd	Kept at its default val	lue.
Bit 4: 0	ADDR	0x00	rw	DMA transfer addres ADDR is defined as the TMRx_CTRL1 re 00000: TMRx_CTRL 00001: TMRx_CTRL 00010: TMRx_STCT	an offset starting from the address of gister. 1, 2,

14.1.4.18 DMA data register (TMRx_DMADT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	DMADT	0x0000	rw	DMA data register A read or write operation to the DMADT register accesses the TMR registers at the following address: TMRx peripheral address + ADDR*4 to TMRx peripheral address + ADDR*4 + DTB*4.



14.2 General-purpose timer (TMR9 to TMR11)

14.2.1 TMRx introduction


The general-purpose timer (TMR9 to TMR11) consists of a 16-bit counter supporting upcounting mode. These timers can be synchronized.

14.2.2 TMRx main features

14.2.2.1 TMR9 main features

- Souce of counter clock: internal clock and external clock
- 16-bit up counter
- 2 independent channels for input capture, output compare, PWM generation and one-pulse mode output
- Synchronization control between master and slave timers
- Interrrupt is generated at overflow event, trigger event and channel event

Figure 14-32 Block diagram of general-purpose TMR9




14.2.2.2 TMR10 and TMR11 main features

The main functions of general-purpose TMRx (TMR10 and TMR11) include:

- Souce of counter clock: internal clock
- 16-bit up counter
- 1 independent channel for input capture, output compare, PWM generation
- Synchronization control between master and slave timers
- Interrrupt is generated at overflow event and channel event

Figure 14-33 Block diagram of general-purpose TMR10/11




14.2.3 TMRx functional overview

14.2.3.1 Counting clock

The count clock of general-purpose timers can be provided by the internal clock (CK_INT), external clock (external clock mode A) and internal trigger input (ISx)

Figure 14-34 Counting clock




Internal clock (CK_INT)

By default, the CK_INT divided by the prescaler is used to drive the counter to start counting. When TMR's APB clock prescaler factor is 1, the CK_INT frequency is equal to that of APB, otherwise, it doubles the APB clock frequency.

Follow the configuration steps below:

- Set counting frequency through TMRx DIV register
- Set counting cycles through TMRx_PR register
- Eanble a counter by setting the TMREN bit in the TMRx CTRL1 register

Figure 14-35 Control circuit with CK INT, TMRx DIV=0x and TMRx PR=0x16



External clock (TMR9 only)

The counter clock can be provided by TRGIN signal.

SMSEL=3'111: External clock mode A is selected. By setting the STIS[2: 0] bit, select an external clock source TRGIN signal to drive the counter to start counting.

The external clock sources include: C1INC (STIS=3'b100, channel 1 rising edge and falling edge),



C1IFP1 (STIS=3'b101, a signal after channel 1 filter and polarity selection) and C2IFP2 (STIS=3'b110, a signal after channel 2 filter and polarity selection).

To use external clock mode A, follow the steps below:

-Set external source TRGIN parameters

If the TMRx_CH1 is used as a source of TRGIN, it is necessary to configure channel 1 input filter (C1DF[3:0] in TMRx_CM1 register) and channel 1 input polarity (C1P/C1CP in TMRx_CCTRL register);


If the TMRx_CH2 is used as source of TRGIN, it is necessary to configure channel 1 input filter (C2DF[3:0] in TMRx_CM1 register) and channel 2 input polarity (C2P/C2CP in TMRx_CCTR register);

- Set TRGIN signal source through the STIS[1:0] bit in TMRx STCTRL register
- Enable external clock mode A by setting SMSEL=3'b111 in TMRx_STCTR register
- Set counting frequency through the DIV[15:0] in TMRx_DIV register
- Set counting period through the PR[15:0] in TMRx_PR register
- -Enable counter through the TMREN bit in TMRx_CTRL1 register

To use external clock mode B, follow the steps below:


- -Set external signal polarity through the ESP bit in TMRx_STCTRL register
- -Set external signal frequency division through the ESDIV[1:0] bit in TMRx_STCTRL register
- -Set external signal filter through the ESF[3:0] bit in TMRx_STCTRL register
- -Enable external clock mode B through the ECMBEN bit in TMRx_STCTR register
- -Set counting frequency through the DIV[15:0] bit in TMRx_DIV register
- -Set counting period through the PR[15:0] bit in TMRx_PR register
- -Enable counter through the TMREN in TMRx_CTRL1 register

Figure 14-36 Block diagram of external clock mode A



Note: The delay between the signal on the input side and the actual clock of the counter is due to the synchronization circuit.

Figure 14-37 Counting in external clock mode A, PR=0x32 and DIV=0x0



Internal trigger input (ISx)

Timer synchronization allows interconnection between several timers. The TMR_CLK of one timer can be provided by the TRGOUT signal output by another timer. Set the STIS[2: 0] bit to select internal trigger signal to enable counting.

Each timer (TMR9~TMR11) consists of a 16-bit prescaler, which is used to generate the CK_CNT that



enables the counter to count. The frequency division relationship between the CK_CNT and TMR_CLK can be adjusted by setting the value of the TMRx_DIV register. The prescaler value can be modified at any time, but it takes effect only when the next overflow event occurs.


Below is the configuration procedure for interal trigger input:

- Set counting cycles through TMRx_PR register
- Set counting frequency through TMRx DIV register
- Set counting modes through the TWCMSEL[1:0] in TMRx_CTRL1 register
- Select internal trigger by setting STIS[2:0]= 3'b000~3'b011 in TMRx STCTRL register
- Select external clock mode A by setting SMSEL[2:0]=3'b111 in TMRx STCTRL register
- Eable TMRx to start counting through the TMREN in TMRx CTRL1 registe

Table 14-6 TMRx internal trigger connection

Slave controler	IS0	IS1	IS2	IS3
	(STIS=000)	(STIS = 001)	(STIS = 010)	(STIS = 011)
TMR9	TMR2	-	TMR10_OC	TMR11_OC

Note: If there is no corresponding timer in a device, the corresponding trigger signal ISx is not present. Figure 14-38 Counter timing with prescaler value changing from 1 to 4



14.2.3.2 Counting mode

The general-purpose timer (TMR9~TMR11) consists of a 16-bit counter supporting upcounting mode only.

The TMRx_PR register is used to define counting period of counter. The value in the TMRx_PR is immediately moved to the shadow register by deault. When the periodic buffer is enabled (PRBEN=1), the value in the TMRx_PR register is transferred to the shadow register only at an overflow event.


TMRx_DIV register is used to define the counter frequency of the counter. The counter counts once every DIV[15:0]+1 clock cycle. Similar to TMRx_PR register, after enabling periodic buffer, the value of the TMRx_DIV register are transferred into the shadow register at each overflow event.

Reading the TMRx_CNT register returns the current counter value. Writing the TMRx_CNT register will update the current counter value.

An overflow event is is enabled by default. It can be disabled by setting OVFEN=1 in the TMRx_CTRL1 register. The OVFS bit in the TMRx_CTRL1 register is used to select the source of an overflow event, which is, by default, counter overflow or underflow, setting OVFSWTR, reset signal generated by slave mode timer controller in reset mode. Once the OVFS is set, an overflow event is generated only when overflow or underflow occurs.

Setting the TMREN bit (TMREN=1) enables the timer to start counting. Base on synchronization logic, however, the actual enable signal TMR_EN is set 1 clock cycle after the TMREN is set.

Figure 14-39 Basic structure of a counter



Upcounting mode

This mode is enabled by setting CMSEL[1:0]=2'b00 and OWCDIR=1'b0 in the TMRx_CTRL1 register.

In upcounting mode, the counter counts from 0 to the value programmed in the TMRx_PR register, restarts from 0, and generates a counter overflow event, with the OVFIF bit being set. If the overflow event is disabled, the register is no longer reloaded with the preload and re-loaded value after counter overflow occurs, otherwise, the prescaler and re-loaded value will be updated at an overflow event.

Figure 14-40 Overflow event when PRBEN=0





Figure 14-41 Overflow event when PRBEN=1



14.2.3.3 TMR input function

TMR9 has two independent channels. Each timer of TMR10 and TMR11 has an independent channel. Each channel can be configured as input or output.

As input, each channel input is handle as follows:

- TMRx_CHx outputs CxIRAW after being preprocessed. Select the TMRx_CHx for CxIRAW through the C1INSEL bit
- CxIRAW inputs digital filter and outputs filtered CxIF signal. The digital filter uses the CxDF bit to program sampling frequency and sampling times.
- CxIF inputs edge detector, and outputs the CxIFPx signal after edge selection. The edge selection depends on both CxP and CxCP bits. It is possible to select input rising edge, falling edge or both edges.
- CxIFPx inputs capture signal selector, and outputs the CxIN signal after capture sigal selection. The capture signal selection is defined by CxC bits. It is possible to select CxIFPx, CyIFPx or STCI as CxIN source. Of those, CyIFPx (x≠y) is the CyIFPy signal that is from Y channel and processed by channel-x edge detector (For example, the C1IFP2 is the Channle 1's C1IFP1 signal that passed through channel 2 edge detection). The STCI comes from slave timer controller, and



its source is selected by STIS bit. For a single channel TMR, only CxIFPx can be selected as the source of CxIN.

- CxIN outputs the CxIPS signal that is divided by input channel divider. The divider factor can be defined as No division, /2, /4 or /8, by the CxIDIV bit. It can be used for filtering, selection, division and input capture of input signals.

Figure 14-42 Input/output channel 1 main circuit





Figure 14-43 Channel 1 input stage



Input mode

In input mode, the TMRx_CxDT registers latch the current counter values after the selected triggle signal is detected, and the capture compare interrupt flag bit (CxIF) is set to 1. An interrupt will be generated if the CxIEN bit is enabled. If the selected trigger signal is detected when the CxIF is set to 1, a capture overflow event is generated, with setting CxRF=1.

To capture the rising edge of C1IN input, following the configuration procedure mentioned below:

- Set C1C=01 in the TMRx CM1 register to select the C1IN as channel 1 input
- Set the filter bandwidth of C1IN signal (CxDF[3: 0])
- Set the active edge on the C1IN channel by writing C1P=0 (rising edge) in the TMRx_CCTR register
- Program C1IN signal capture frequency divider (C1DIV[1: 0])
- Enable channel 1 input capture (C1EN=1)
- If needed, enable the relevant interrupt by setting the C1IEN bit in the TMRx IDEN register

PWM input (TMR9 only)

PWM input mode is applied to channel 1 and 2. To use this mode, both C1IN and C2IN are mapped on the same TMRx_CHx, and the CxIFPx of either channel 1 or channel 2 must be configured as trigger input and slave mode controller is configured in reset mode.

The PWM input mode can be used to measure the period and duty cycle of the PWM input signal. For example, the user can measure the period and duty cycle of the PWM applied on channel 1 using the following procedures:

- Set C1C=2'b01: select C1IN for C1IFP1
- Set C1P=1'b0, select C1IFP1 rising edge active
- Set C2C=2'b10, select C2IN for C1IFP2
- Set C2P=1'b1, select C1IFP2 falling edge active

- Set STIS=3'b101, select the slave mode timer trigger singal as C1IFP1
- Set SMSEL=3'b100: configure the slave mode controller in reset mode
- Set C1EN=1'b1 and C2EN=1'b1. Enable channel 1 and input capture

After above configuration, the rising edge of channel 1 input signal will trigger the capture and stores the capture value into C1DT register, and it will reset the counter at the same time. The falling edge of the channel 1 input signal triggers the capture and stores the capture value into C2DT register. The period of the channel 1 input signal is calculated through C1DT, and its duty cycle through C2DT.

Figure 14-44 PWM input mode configuration example






Figure 14-45 PWM input mode



14.2.3.4 TMR output function

The TMR output consists of a comparator and an output controller. It is used to program the period, duty cycle and polarity of the output signal.

Figure 14-46 Capture/compare channel output stage



Output mode

Write CxC[1: 0]≠2'b00 to configure the channel as output to implement multiple output modes. In this



case, the counter value is compared with the value in the TMRx_CxDT register, and the intermediate signal CxORAW is generated according to the output mode selected by CxOCTRL[2: 0], which is sent to IO after being processed by the output control circuit. The period of the output signal is configured by the TMRx PR register, while the duty cycle by the TMRx CxDT register.

Output compare modes include:

PWM mode A:

Enable PWM mode A by setting CxOCTRL=3'b110. In upcounting mode, C1ORAW outputs high when TMRx_C1DT>TMRx_CVAL, otherwise, it is low; In downcounting mode, C1ORAW outputs low when TMRx_C1DT<TMRx_CVAL, otherwise, it is high.

To use PWM mode A, the following procedures are recommended:

- Set PWM periods through TMRx PR register
- Set PWM duty cycles through TMRx_CxD
- Select PWM mode A by setting CxOCTRL=3'b110 in the TMRx CM1/CM2 register
- Set counting frequency through TMRx DIV register
- Select counting mode by setting the TWCMSEL[1:0] bit in the TMRx CTRL1 register
- Select output polarity through the CxP and CxCP bits in the TMRx CCTRL register
- Enable channel output through the CxEN and CxCEN bits in the TMRx CCTRL register
- Enable TMRx output through the OEN bit in the TMRx_BRK register
- Configure GPIOs corresponding to TMR output channels as multiplexed mode
- Enable TMRx to start counting through the TMREN bit in the TMRx_CTRL1 register.

PWM mode B:

Enable PWM mode B by setting CxOCTRL=3'b111. In upcounting mode, C1ORAW outputs low when TMRx_C1DT>TMRx_CVAL, otherwise, it is high; In downcounting mode, C1ORAW outputs high when TMRx_C1DT<TMRx_CVAL, otherwise, it is low.

Forced output mode:

Enable forced output mode by setting CxOCTRL=3'b100/101. In this case, the CxORAW is forced to be the programmed level, regardless of the counter value. Despite this, the channel flag bit and DMA request still depend on the compare result.

Output compare mode:

Enable output compare mode by setting CxOCTRL=3'b001/010/011. In this case, when the counter value matches the value of the CxDT register, the CxORAW is forced high (CxOCTRL=3'b001), low (CxOCTRL=3'b010) or toggling (CxOCTRL=3'b011).

One-pulse mode (TMR9/12 only):

This is a particular case of PWM mode. Enable one-pulse by setting OCMEN=1. In this mode, the comparison match is performed in the current counting period. The TMREN bit is cleared as soon as the current counting is completed. Therefore, only one pulse is output. When in upcounting mode, the configureation must follow the rule: CVAL<CxDT≤PR; in downcounting mode, CVAL>CxDT is required.


Fast output mode (TMR9/12 only):


Enable this mode by setting CxOIEN=1. If enabled, the CxORAW signal will not change when the counter value matches the CxDT, but change at the beginning of the current counting period. In other words, the comparison result is advanced, so the comparison result between the counter value and the TMRx CxDT register will determine the level of CxORAW in advance.

Figure 14-47 gives an example of output compare mode (toggle) with C1DT=0x3. When the counter value is equal to 0x3, C1OUT toggles.

Figure 14-48 gives an example of the combination between upcounting mode and PWM mode A. The output signal behaves when PR=0x32 but CxDT is configured with a different value.

Figure 14-49 gives an example of the combination between upcounting mode and one-pulse PWM mode B. The counter only counts only one cycle, and the output signal sents only one pulse.









Figure 14-49 One-pulse mode




14.2.3.5 TMR synchronization

TMR9 can be used as a slave timer to synchronize with master timer through internal signals. Slave timer is selected by setting the SMSEL[2: 0] bit.

Slave mode: Reset mode

The counter and its prescaler can be reset by a selected trigger signal. An overflow event is generated when OVFS=0.


Figure 14-50 Example of reset mode



Slave mode: Suspend mode

In this mode, the counter is controlled by a selected trigger input. The counter starts counting when the trigger input is high and stops as soon as the trigger input is low.


Figure 14-51 Example of suspend mode



Slave mode: Trigger mode

The counter can start counting on the rising edge of a selected trigger input (TMR_EN=1)

Figure 14-52 Example of trigger mode



Please refer to Section 14.2.3.5 for more information on timer synchronization.

14.2.3.6 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 core halted), the TMRx counter stops counting by setting the TMRx_PAUSE in the DEBUG module.



14.2.4 TMR9 registers

These peripheral registers must be accessed by word (32 bits).

TMR9 registers are mapped into a 16-bit addressable space.

Table 14-7 TMR9 register map and reset value

Register name	Register	Reset value
TMR9_CTRL1	0x00	0x0000
TMR9_STCTRL	0x08	0x0000
TMR9_IDEN	0x0C	0x0000
TMR9_ISTS	0x10	0x0000
TMR9_SWEVT	0x14	0x0000
TMR9_CM1	0x18	0x0000
TMR9_CCTRL	0x20	0x0000
TMR9_CVAL	0x24	0x0000
TMR9_DIV	0x28	0x0000
TMR9_PR	0x2C	0x0000
TMR9_C1DT	0x34	0x0000 0000
TMR9_C2DT	0x38	0x0000 0000

14.2.4.1 Control register1 (TMR9_CTRL1)

Bit	Register	Reset value	Type	Description
Bit 15: 10	Reserved	0x00	resd	Kept at its default value
				Clock divider This field is used to define the relationship between digital filter sampling frequency (f _{DTS}) and timer clock frequency
Bit 9: 8	CLKDIV	0x0	rw	(f_{CK_INT}) . 00: No division, $f_{DTS}=f_{CK_INT}$
				01: Divided by 2, f _{DTS} =f _{CK INT} /2
				10: Divided by 4, f _{DTS} =f _{CK_INT} /4 11: Reserved
				Period buffer enable
Bit 7	PRBEN	0x0	rw	0: Period buffer is disabled
				1: Period buffer is enabled
Bit 6: 4	Reserved	0x0	resd	Kept at its default value
Bit 3	OCMEN	0x0	rw	One cycle mode enable This bit is use to select whether to stop counting at an update event 0: The counter does not stop at an update event 1: The counter stops at an update event
Bit 2	OVFS	0x0	rw	Overflow event source This bit is used to select overflow event or DMA request sources. 0: Counter overflow, setting the OVFSWTR bit or overflow event generated by slave timer controller 1: Only counter overflow generates an overflow event
Bit 1	OVFEN	0x0	rw	Overflow event enable 0: Enabled 1: Disabled
Bit 0	TMREN	0x0	rw	TMR enable 0: Enabled 1: Disabled



14.2.4.2 Slave timer control register (TMR9_STCTRL)

Bit	Register	Reset value	Type	Description
Bit 15:7	Reserved	0x000	resd	Kept at its default value
				Subordinate TMR input selection
				This field is used to select the subordinate TMR input.
				000: Internal selection 0 (IS0)
				001: Internal selection 1 (IS1)
				010: Internal selection 2 (IS2)
Bit 6: 4	STIS	0x0	rw	011: Internal selection 3 (IS3)
DIL 0. 4	3113	UXU	IVV	100: C1IRAW input detector (C1INC)
				101: Filtered input 1 (C1IF1)
				110: Filtered input 2 (C1IF2)
				111: Reserved
				Pleaser refer to Table 14-7 for more information on ISx for
				each timer.
Bit 3	Reserved	0x0	resd	Kept at its default value
				Subordinate TMR mode selection
				000: Slave mode is disabled
				001: Encoder mode A
				010: Encoder mode B
				011: Encoder mode C
				100: Reset mode — Rising edge of the TRGIN input reinitializes the counter
Bit 2: 0	SMSEL	0x0	rw	101: Suspend mode — The counter starts counting when the TRGIN is high
				110: Trigger mode — A trigger event is generated at the rising edge of the TRGIN input
				111: External clock mode A — Rising edge of the TRGIN input clocks the counter
				Note: Please refer to count mode section for details on encoder mode A/B/C.

14.2.4.3 DMA/interrupt enable register (TMR9_IDEN)

Bit	Register	Reset value	Type	Description
Bit 15:7	Reserved	0x000	resd	Kept at its default value.
_				Trigger interrupt enable
Bit 6	TIEN	0x0	rw	0: Disabled
				1: Enabled
Bit 5:3	Reserved	0x0	resd	Kept at its default value.
				Channel 2 interrupt enable
Bit 2	C2IEN	0x0	rw	0: Disabled
				1: Enabled
_				Channel 1 interrupt enable
Bit 1	C1IEN	0x0	rw	0: Disabled
				1: Enabled
				Overflow interrupt enable
Bit 0	OVFIEN	0x0	rw	0: Disabled
				1: Enabled

2023.08.02 Page 211 Rev 2.03



14.2.4.4 Interrupt status register (TMR9_ISTS)

Bit	Register	Reset value	Type	Description
Bit 15: 11	Reserved	0x0	resd	Kept at its default value.
D': 40	0005	0.0		Channel 2 recapture flag
Bit 10	C2RF	0x0	rw0c	Please refer to C1RF description.
				Channel 1 recapture flag
Bit 9	C1RF	0x0	rw0c	This bit indicates whether a recapture is detected when C1IF=1. This bit is set by hardware, and cleared by writing "0".
				0: No capture is detected
				1: Capture is detected.
Bit 8: 7	Reserved	0x0	resd	Kept at its default value.
				Trigger interrupt flag
				This bit is set by hardware on a trigger event. It is cleard by writing "0".
Bit 6	TRGIF	0x0	rw0c	0: No trigger event occurs
				1: Trigger event is generated.
				Trigger event: an active edge is detected on TRGIN input, or any edge in suspend mode.
Bit 5:3	Reserved	0x0	resd	Kept at its default value.
D:+ 0	COLE	0x0	rw0c	Channel 2 interrupt flag
Bit 2	C2IF			Please refer to C1IF description.
				Channel 1 interrupt flag
				If the channel 1 is configured as input mode:
				This bit is set by hardware on a capture event. It is cleared by software or read access to the TMRx_C1DT
				0: No capture event occurs
Bit 1	C1IF	0x0	rw0c	1: Capture event is generated
				If the channel 1 is configured as output mode:
				This bit is set by hardware on a compare event. It is cleared by software.
				0: No compare event occurs
				1: Compare event is generated
				Overflow interrupt flag
Bit 0	OVFIF	0x0	rw0c	This bit is set by hardware on an overflow event. It is cleared by software.
		· -		0: No overflow event occurs
				1: Overflow event is generated.
				1. Overnow event is generated.



14.2.4.5 Software event register (TMR9_SWEVT)

Bit	Register	Reset value	Type	Description
Bit 15: 7	Reserved	0x000	resd	Kept at its default value.
				Trigger event triggered by software
D'' 0	TDOOMTD	0.0		This bit is set by software to generate a trigger event.
Bit 6	TRGSWTR	0x0	rw	0: No effect
				1: Generate a trigger event.
Bit 5:3	Reserved	0x0	resd	Kept at its default value.
	C2SWTR	0x0	WO	Channel 2 event triggered by software
Bit 2				Please refer to C1M description
		0x0		Channel 1 event triggered by software
D': 4	CACIAITE			This bit is set by software to generate a channel 1 event.
Bit 1	C1SWTR		WO	0: No effect
				1: Generate a channel 1 event.
				Overflow event triggered by software
D'' 0		0x0	wo	This bit is set by software to generate an overflow event.
Bit 0	OVFSWTR			0: No effect
				1: Generate an overflow event.

14.2.4.6 Channel mode register1 (TMR9_CM1)

The channel can be used in input (capture mode) or output (compare mode). The direction of a channel is defined by the corresponding CxC bits. All the other bits of this register have different functons in input and output modes. The CxOx describes its function in output mode when the channel is in output mode, while the CxIx describes its function in output mode when the channel is in input mode. Attention must be given to the fact that the same bit can have different functions in input mode and output mode.

Output compare mode:

Bit	Register	Reset value	Type	Description
Bit 15	Reserved	0x0	resd	Kept at its default value.
Bit 14: 12	C2OCTRL	0x0	rw	Channel 2 output control
Bit 11	C2OBEN	0x0	rw	Channel 2 output buffer enable
Bit 10	C20IEN	0x0	rw	Channel 2 output enable immediately
				Channel 2 configuration
				This field is used to define the direction of the channel 2 (input or output), and the selection of input pin when C2EN='0':
				00: Output
Bit 9: 8	C2C	0x0	rw	01: Input,, C2IN is mapped on C2IFP2
				10: Input, C2IN is mapped on C1IFP1
				11: Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS register.
Bit 7	Reserved	0x0	resd	Kept at its default value.
				Channel 1 output control
				This field defines the behavior of the original signal C1ORAW.
				000: Disconnected. C1ORAW is disconnected from C1OUT;
				001: C1ORAW is high when TMRx_CVAL=TMRx_C1DT
Bit 6: 4	C10CTRL	0x0	rw	010: C1ORAW is low when TMRx_CVAL=TMRx_C1DT
				011: Switch C1ORAW level when TMRx_CVAL=TMRx_C1DT
				100: C1ORAW is forced low
				101: C1ORAW is forced high.
				110: PWM mode A



				 OWCDIR=0, C1ORAW is high once TMRx_C1DT>TMRx_CVAL, else low;
				 OWCDIR=1, C1ORAW is low once TMRx_C1DT TMRx_CVAL, else high;
				111: PWM mode B
				OWCDIR=0, C1ORAW is low once TMRx_ C1DT>TMRx_CVAL, else high;
				OWCDIR=1, C10RAW is high once TMRx_C1DT
				<tmrx_cval, else="" low.<="" td=""></tmrx_cval,>
				Note: In the configurations othern than 000', the C1OUT is connected to C1ORAW. The C1OUT output level is not only subject to the changes of C1ORAW, but also the output polarity set by CCTRL.
				Channel 1 output buffer enable
D :: 0	0400511		rw	0: Buffer function of TMRx_C1DT is disabled. The new value written to the TMRx_C1DT takes effect immediately.
Bit 3	C1OBEN	0x0		1: Buffer function of TMRx_C1DT is enabled. The value to be written to the TMRx_C1DT is stored in the buffer register, and can be sent to the TMRx_C1DT register only on an overflow event.
				Channel 1 output enable immediately
			rw	In PWM mode A or B, this bit is used to accelerate the channel 1 output's response to the trigger event.
Bit 2	C10IEN	0x0		0: Need to compare the CVAL with C1DT before generating an output
				1: No need to compare the CVAL and C1DT. An output is generated immediately when a trigger event occurs.
				Channel 1 configuration
				This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
			. ••	01: Input, C1IN is mapped on C1IFP1
				10: Input, C1IN is mapped on C2IFP1
				11: Input, C1IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.

Input capture mode:

Bit	Register	Reset value	Type	Description
Bit 15: 12	C2DF	0x0	rw	Channel 2 digital filter
Bit 11: 10	C2IDIV	0x0	rw	Channel 2 input divider
				Channel 2 configuration
Bit 9: 8	C2C		rw	This field is used to define the direction of the channel 2 (input or output), and the selection of input pin when C2EN='0':
		0x0		00: Output
				01: Input, C2IN is mapped on C2IFP2
				10: Input, C2IN is mapped on C1IFP2
				11: Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.
	C1DF		rw	Channel 1 digital filter
Bit 7: 4		0x0		This field defines the digital filter of the channel 1. N stands for the number of filtering, indicating that the input edge can pass the filter only after N sampling events.
				0000: No filter, sampling is done at f_{DTS}
				1000: f _{SAMPLING} =f _{DTS} /8, N=6



'-				0001: $f_{SAMPLING} = f_{CK_INT}$, N=2
				1001: f _{SAMPLING} =f _{DTS} /8, N=8
				0010: $f_{SAMPLING} = f_{CK_INT}$, N=4
				1010: f _{SAMPLING} =f _{DTS} /16, N=5
				0011: $f_{SAMPLING} = f_{CK_INT}$, N=8
				1011: f _{SAMPLING} =f _{DTS} /16, N=6
				0100: $f_{SAMPLING} = f_{DTS}/2$, N=6
				1100: f _{SAMPLING} =f _{DTS} /16, N=8
				0101: $f_{SAMPLING} = f_{DTS}/2$, N=8
				1101: f _{SAMPLING} =f _{DTS} /32, N=5
				0110: f _{SMPLING} =f _{DTS} /4, N=6
				1110: f _{SAMPLING} =f _{DTS} /32, N=6
				0111: f _{SAMPLING} =f _{DTS} /4, N=8
				1111: f _{SAMPLING} =f _{DTS} /32, N=8
•				Channel 1 input divider
	C1IDIV		rw	This field defines Channel 1 input divider.
				00: No divider. An input capture is generated at each active edge.
Bit 3: 2		0x0		01: An input compare is generated every 2 active edges
				10: An input compare is generated every 4 active edges
				11: An input compare is generated every 8 active edges
				Note: the divider is reset once C1EN='0'
'				Channel 1 configuration
				This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
			1 44	01: Input, C1IN is mapped on C1IFP1
				10: Input, C1IN is mapped on C2IFP1
				11: Input, C1IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.

14.2.4.7 Channel control register (TMR9_CCTRL)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x0	resd	Kept at its default value.
				Channel 2 complementary polarity
Bit 7	C2CP	0x0	rw	Defines the active edge of input signals. Pleaser refer to C1P description.
Bit 6	Reserved	0x0	resd	Kept at its default value.
	000	0.0		Channel 2 polarity
Bit 5	C2P	0x0	rw	Pleaser refer to C1P description.
Bit 4	00511			Channel 2 enable
	C2EN	0x0	rw	Pleaser refer to C1EN description.
				Channel 1 complementary polarity
Bit 3	C1CP	0x0	rw	Defines the active edge of input signals. Pleaser refer to C1P description.
Bit 2	Reserved	0x0	resd	Kept at its default value.
				Channel 1 polarity
				When the channel 1 is configured as output mode:
				0: C1OUT is active high
Bit 1	C1P	0x0	rw	1: C1OUT is active low
				When the channel 1 is configured as input mode:
				0: C1IN active edge is on its rising edge. When used as external trigger, C1IN is not inverted.



				1: C1IN active edge is on its falling edge. When used as external trigger, C1IN is inverted.
				Channel 1 enable
Bit0	C1EN	0x0	rw	0: Input or output is disabled
				1: Input or output is enabled

Table 14-8 Standard CxOUT channel output control bit

CxEN bit	CxOUT output state
0	Output disabled (CxOUT=0)
1	CxOUT = CxORAW + polarity

Note: The state of the external I/O pins connected to the standard CxOUT channel depends on the CxOUT channel state and the GPIO and IOMUX registers.

14.2.4.8 Counter value (TMR9_CVAL)

Bit	Register	Reset value	Туре	Description
Bit 15: 0	CVAL	0x0000	rw	Counter value

14.2.4.9 Division value (TMR9_DIV)

Bit	Register	Reset value	Type	Description
				Divider value
Bit 15: 0	DIV	0x0000	rw	The counter clock frequency fck_cnt = ftmr_clk /(DIV[15: 0]+1). DIV contains the value written at an overflow event.

14.2.4.10 Period register (TMR9_PR)

Bit	Register	Reset value	Type	Description
				Period value
Bit 15: 0	PR	0x0000	rw	This defines the period value of the TMRx counter. The timer stops working when the period value is 0.

14.2.4.11 Channel 1 data register (TMR9_C1DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				Channel 1 data register
				When the channel 1 is configured as input mode:
				The C1DT is the CVAL value stored by the last channel 1 input event (C1IN)
Bit 15: 0	C1DT	0x0000	rw	When the channel 1 is configured as output mode:
				C1DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C1OBEN bit, and the corresponding output is generated on C1OUT as configured.



14.2.4.12 Channel 2 data register (TMR9_C2DT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	C2DT	0x0000	resd	Kept at its default value.
				Channel 2 data register
				When the channel 2 is configured as input mode:
				The C2DT is the CVAL value stored by the last channel 2 input event (C1IN)
Bit 15: 0	C2DT	0x0000	rw	When the channel 2 is configured as output mode:
				C2DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C2OBEN bit, and the corresponding output is generated on C2OUT as configured.

14.2.5 TMR10 and TMR11 registers

These peripheral registers must be accessed by word (32 bits).

TMR10 and TMR11 register sare mapped into a 16-bit addressable space.

Table 14-9 TMR10 and TMR11 register map and reset value

Register	Offset	Reset value	
TMRx_CTRL1	0x00	0x0000	
TMRx_IDEN	0x0C	0x0000	
TMRx_ISTS	0x10	0x0000	
TMRx_SWEVT	0x14	0x0000	
TMRx_CM1 0x18		0x0000	
TMRx_CCTRL 0x20		0x0000	
TMRx_CVAL	0x24	0x0000	
TMRx_DIV	0x28	0x0000	
TMRx_PR	0x2C	0x0000	
TMRx_C1DT	0x34	0x0000	

14.2.5.1 Control register1 (TMRx_CTRL1)

Bit	Register	Reset value	Type	Description
Bit 15: 10	Reserved	0x00	resd	Kept at its default value
				Clock divider
				This field is used to define the relationship between digital
				filter sampling frequency (f _{DTS}) and timer clock frequency
D:+ O. O	CL KDIV	0.40		(fck_int).
Bit 9: 8	CLKDIV	0x0	rw	00: No division, f _{DTS} =f _{CK_INT}
				01: Divided by 2, f _{DTS} =f _{CK_INT} /2
				10: Divided by 4, f _{DTS} =f _{CK INT} /4
				11: Reserved
		0x0	rw	Period buffer enable
Bit 7	PRBEN			0: Period buffer is disabled
				1: Period buffer is enabled
Bit 6: 4	Reserved	0x0	resd	Default value
				One cycle mode enable
		0x0	rw	This bit is use to select whether to stop counting at an
Bit 3	OCMEN			update event
				0: The counter does not stop at an update event
				1: The counter stops at an update event
				Overflow event source
Bit 2	OVFS	0x0	F1.47	This bit is used to select overflow event or DMA request
DIL Z	UVF3	UXU	rw	sources.
				0: Counter overflow, setting the OVFSWTR bit or overflow



-				event generated by slave timer controller
				1: Only counter overflow generates an overflow event
				Overflow event enable
Bit 1 OVFEN	0x0	rw	0: Enabled	
				1: Disabled
				TMR enable
Bit 0 TMREN	TMREN	0x0	rw	0: Enabled
				1: Disabled

14.2.5.2 DMA/interrupt enable register (TMRx_IDEN)

Bit	Register	Reset value	Type	Description
Bit 15:2	Reserved	0x0000	resd	Kept at its default value
				Channel 1 interrupt enable
Bit 1	C1IEN	0x0	rw	0: Disabled
				1: Enabled
				Overflow interrupt enable
Bit 0	OVFIEN 0x0	0x0	rw	0: Disabled
				1: Enabled

14.2.5.3 Interrupt status register (TMRx_ISTS)

Bit	Register	Reset value	Type	Description
Bit 15: 10	Reserved	0x0	resd	Kept at its default value.
				Channel 1 recapture flag
Bit 9	C1RF	0x0	rw0c	This bit indicates whether a recapture is detected when C1IF=1. This bit is set by hardware, and cleared by writing "0".
				0: No capture is detected
				1: Capture is detected.
Bit 8: 2	Reserved	0x0	resd	Kept at its default value.
				Channel 1 interrupt flag
				If the channel 1 is configured as input mode:
				This bit is set by hardware on a capture event. It is cleared by software or read access to the TMRx_C1DT
				0: No capture event occurs
Bit 1	C1IF	0x0	rw0c	1: Capture event is generated
				If the channel 1 is configured as output mode:
				This bit is set by hardware on a compare event. It is cleared by software.
				0: No compare event occurs
				1: Compare event is generated
				Overflow interrupt flag
Bit 0	OVFIF	0x0	rw0c	This bit is set by hardware on an overflow event. It is cleared by software.
				0: No overflow event occurs
				1: Overflow event is generated.

14.2.5.4 Software event register (TMRx_SWEVT)

Bit	Register	Reset value	Type	Description
Bit 15: 2	Reserved	0x0000	resd	Kept at its default value.
				Channel 1 event triggered by software
	C1SWTR	0x0	wo	This bit is set by software to generate a channel 1 event.
Bit 1				0: No effect
				1: Generate a channel 1 event.
	OVFSWTR	0x0	wo	Overflow event triggered by software
Bit 0				This bit is set by software to generate an overflow event.
				0: No effect



1: Generate an overflow event.



14.2.5.5 Channel mode register1 (TMRx_CM1)

The channel can be used in input (capture mode) or output (compare mode). The direction of a channel is defined by the corresponding CxC bits. All the other bits of this register have different functions in input and output modes. The CxOx describes its function in output mode when the channel is in output mode, while the Cxlx describes its function in output mode when the channel is in input mode. Attention must be given to the fact that the same bit can have different functions in input mode and output mode.

Bit	Register	Reset value	Туре	Description
Bit 15:7	Reserved	0x000	resd	Kept at its default value.
				Channel 1 output control
				This field defines the behavior of the original signal C1ORAW.
				000: Disconnected. C1ORAW is disconnected from C1OUT;
				001: C1ORAW is high when TMRx_CVAL=TMRx_C1DT
				010: C1ORAW is low when TMRx_CVAL=TMRx_C1DT
				011: Switch C1ORAW level when TMRx_CVAL=TMRx_C1DT
				100: C1ORAW is forced low
				101: C1ORAW is forced high.
				110: PWM mode A
Bit 6: 4	C10CTRL	0x0	rw	OWCDIR=0, C1ORAW is high once
Dit 0. 4	OTOOTKE	0.00	1 44	TMRx_C1DT>TMRx_CVAL, else low;
				-OWCDIR=1, C1ORAW is low once TMRx_ C1DT
				<pre>-OWCDIK=1, CTORAW IS low once TWRX_CTD1 <tmrx_cval, else="" high;<="" pre=""></tmrx_cval,></pre>
				111: PWM mode B
				-OWCDIR=0, C1ORAW is low once TMRx_ C1DT >TMRx_CVAL, else high;
				_
				-OWCDIR=1, C1ORAW is high once TMRx_ C1DT <tmrx_cval, else="" low.<="" td=""></tmrx_cval,>
				Note: In the configurations othern than 000', the C10UT
				is connected to C10RAW. The C10UT output level is not
				only subject to the changes of C1ORAW, but also the
				output polarity set by CCTRL.
		0x0		Channel 1 output buffer enable
	C10BEN			0: Buffer function of TMRx_C1DT is disabled. The new value written to the TMRx_C1DT takes effect immediately.
Bit 3			rw	1: Buffer function of TMRx_C1DT is enabled. The value
				to be written to the TMRx_C1DT is stradled. The value to be written to the TMRx_C1DT is stored in the buffer register, and can be sent to the TMRx_C1DT register only
				on an overflow event.
				Channel 1 output enable immediately
				In PWM mode A or B, this bit is used to accelerate the
				channel 1 output's response to the trigger event.
Bit 2	C10IEN	0x0	rw	Need to compare the CVAL with C1DT before generating an output
				1: No need to compare the CVAL and C1DT. An output is generated immediately when a trigger event occurs.
				Channel 1 configuration
Di+ 1 · 0	C1C			This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
				01: Input, C1IN is mapped on C1IFP1



11:	Reserved

Bit	pture mode: Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x00	resd	Kept at its default value.
				Channel 1 digital filter
				This field defines the digital filter of the channel 1. N stands for the number of filtering, indicating that the input edge can pass the filter only after N sampling events.
				0000: No filter, sampling is done at f_{DTS}
				1000: f _{SAMPLING} =f _{DTS} /8, N=6
				0001: $f_{SAMPLING} = f_{CK_INT}$, N=2
				1001: f _{SAMPLING} =f _{DTS} /8, N=8
				0010: $f_{SAMPLING} = f_{CK\ INT}$, N=4
				1010: f _{SAMPLING} =f _{DTS} /16, N=5
Bit 7: 4	C1DF	0x0	rw	0011: $f_{SAMPLING} = f_{CK_INT}$, N=8
				1011: f _{SAMPLING} =f _{DTS} /16, N=6
				0100: $f_{SAMPLING} = f_{DTS}/2$, N=6
				1100: f _{SAMPLING} =f _{DTS} /16, N=8
				0101: $f_{SAMPLING} = f_{DTS}/2$, N=8
				1101: f _{SAMPLING} =f _{DTS} /32, N=5
				0110: f _{SMPLING} =f _{DTS} /4, N=6
				1110: f _{SAMPLING} =f _{DTS} /32, N=6
				0111: f _{SAMPLING} =f _{DTS} /4, N=8
				1111: f _{SAMPLING} =f _{DTS} /32, N=8
				Channel 1 input divider
				This field defines Channel 1 input divider.
				00: No divider. An input capture is generated at each active edge.
Bit 3: 2	C1IDIV	0x0	rw	01: An input compare is generated every 2 active edges
				10: An input compare is generated every 4 active edges
				11: An input compare is generated every 8 active edges
				Note: the divider is reset once C1EN='0'
				Channel 1 configuration
				This field is used to define the direction of the channel 1 (input or output), and the selection of input pin wher C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
				01: Input, C1IN is mapped on C1IFP1
				10: Reserved
				11: Reserved

14.2.5.6 Channel control register (TMRx_CCTRL)

Bit	Register	Reset value	Type	Description
Bit 15: 4	Reserved	0x0	resd	Kept at its default value.
Bit 3	C1CP	0x0	rw	Channel 1 complementary polarity Defines the active edge of input signals. See C1P bit for more information.
Bit 2	Reserved	0x0	resd	Kept at its default value.
				Channel 1 polarity
				When the channel 1 is configured as output mode:
				0: C1OUT is active high
Bit 1	C1P	0x0	rw	1: C1OUT is active low
				When the channel 1 is configured as input mode:
				0: C1IN active edge is on its rising edge. When used as external trigger, C1IN is not inverted.



				1: C1IN active edge is on its falling edge. When used as external trigger, C1IN is inverted.
Bit0				Channel 1 enable
	C1EN	0x0	rw	0: Input or output is disabled
			1: Input or output is enabled	

Table 14-10 Standard CxOUT channel output control bit

CxEN bit	CxOUT output state
0	Output disabled (CxOUT=0)
1	CxOUT = CxORAW + polarity

Note: The state of the external I/O pins connected to the standard CxOUT channel depends on the CxOUT channel state and the GPIO and IOMUX registers.

14.2.5.7 Counter value (TMRx_CVAL)

Bit	Register	Reset value	Type	Description
Bit 15: 0	CVAL	0x0000	rw	Counter value

14.2.5.8 Division value (TMRx_DIV)

Bit	Register	Reset value	Type	Description
				Divider value
Bit 15: 0	DIV	0x0000	rw	The counter clock frequency $f_{CK_CNT} = f_{TMR_CLK} / (DIV[15: 0]+1)$.
				DIV contains the value written at an overflow event.

14.2.5.9 Period register (TMRx_PR)

Bit	Register	Reset value	Type	Description
				Period value
Bit 15: 0	PR	0x0000	rw	This defines the period value of the TMRx counter. The timer stops working when the period value is 0.

14.2.5.10 Channel 1 data register (TMRx_C1DT)

Bit	Register	Reset value	Type	Description
•				Channel 1 data register
				When the channel 1 is configured as input mode:
				The C1DT is the CVAL value stored by the last channel 1 input event (C1IN)
Bit 15: 0	C1DT	0x0000	rw	When the channel 1 is configured as output mode:
				C1DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C1OBEN bit, and the corresponding output is generated on C1OUT as configured.



14.3 Advanced-control timers (TMR1)


14.3.1 TMR1 introduction

The advanced-control timer TMR1 consists of a 16-bit counter supporting up and down counting modes, four capture/compare registers, and four independent channels to achieve embedded dead-time, input capture and programmable PWM output.

14.3.2 TMR1 main features

- Souce of counter clock: internal clock, external clock an internal trigger input
- 16-bit up, down, up/down, repetition and encoder mode counter
- Four independent channels for input capture, output compare, PWM generation, one-pulse mode output and embedded dead-time
- Three independent channes for complementary output
- TMR break function
- Synchronization control between master and slave timers
- Interrrupt/DMA is generated at overflow event, trigger event, break signal input and channel event
- Support TMR burst DMA transfer

Figure 14-53 Block diagram of advanced-control timer






14.3.3 TMR1 functional overview

14.3.3.1 Counting clock

The count clock of TMR1 can be provided by the internal clock (CK_INT), external clock (external clock mode A and B) and internal trigger input (ISx)

Figure 14-54 Counting clock




Internal clock (CK_INT)

By default, the CK_INT divided by the prescaler is used to drive the counter to start counting. When TMR's APB clock prescaler factor is 1, the CK_INT frequency is equal to that of APB, otherwise, it doubles the APB clock frequency.

Follow the configuration steps below:

- Select a counting mode by setting the TWCMSEL[1:0] in TMRx_CTRL1 register. If an unidirectional aligned counting mode is selected, it is necessary to select a counting direction through the OWCDIR in TMRx_CTRL1 register.
- Set counting frequency through TMRx DIV register
- Set counting cycles through TMRx PR register
- Eanble a counter by setting the TMREN bit in the TMRx_CTRL1 register

Figure 14-55 Control circuit with CK_INT, TMRx_DIV=0x0 and TMRx_PR=0x16



External clock (TRGIN/EXT)

The counter clock can be provided by two external clock sources, namely, TRGIN and EXT signals.

SMSEL=3'111: External clock mode A is selected. By setting the STIS[2: 0] bit, select an external clock source TRGIN signal to drive the counter to start counting.

The external clock sources include: C1INC (STIS=3'b100, channel 1 rising edge and falling edge), C1IFP1 (STIS=3'b101, a signal after channel 1 filter and polarity selection), C2IFP2 (STIS=3'b110, a signal after channel 2 filter and polarity selection) and EXT (STIS=3'b111, external input signal after polarity selection, frequency division and filter).

ECMBEN=1: External clock mode B is selected. The counter is driven by external input that has gone through polarity selection, frequency division and filtering. The external clock mode B is equivalent to the external clock mode A, and the EXT signal is used as an external force TRGIN,

To use external clock mode A, follow the steps below:

-Set external source TRGIN parameters

If the TMRx_CH1 is used as a source of TRGIN, it is necessary to configure channel 1 input filter



(C1DF[3:0] in TMRx_CM1 register) and channel 1 input polarity (C1P/C1CP in TMRx_CCTRL register);

If the TMRx_CH2 is used as source of TRGIN, it is necessary to configure channel 1 input filter (C2DF[3:0] in TMRx_CM1 register) and channel 2 input polarity (C2P/C2CP in TMRx_CCTR register);


If the TMRx_EXT is used as a source of TRGIN, it is necessary to configure the external signal polarity (ESP in TMRx_STCTRL register), external signal frequency division (ESDIV[1:0] in TMRx_STCTRL) and external signal filter (ESF[3:0] in TMRx_STCTRL register).

- Set TRGIN signal source through the STIS[1:0] bit in TMRx_STCTRL register
- Enable external clock mode A by setting SMSEL=3'b111 in TMRx_STCTR register
- Set counting frequency through the DIV[15:0] in TMRx_DIV register
- Set counting period through the PR[15:0] in TMRx_PR register
- -Enable counter through the TMREN bit in TMRx_CTRL1 register

To use external clock mode B, follow the steps below:

- -Set external signal polarity through the ESP bit in TMRx_STCTRL register
- -Set external signal frequency division through the ESDIV[1:0] bit in TMRx_STCTRL register
- -Set external signal filter through the ESF[3:0] bit in TMRx_STCTRL register
- -Enable external clock mode B through the ECMBEN bit in TMRx_STCTR register
- -Set counting frequency through the DIV[15:0] bit in TMRx_DIV register
- -Set counting period through the PR[15:0] bit in TMRx_PR register
- -Enable counter through the TMREN in TMRx_CTRL1 register

Figure 14-56 Block diagram of external clock mode A



Note: The delay between the signal on the input side and the actual clock of the counter is due to the synchronization circuit.

Figure 14-57Counting in external clock mode A, PR=0x32 and DIV=0x0






Figure 14-58Block diagram of external clock mode B





Note: The delay between the ext signal on the input side and the actual clock of the counter is due to the synchronization circuit.

Figure 14-59Counting in external clock mode B, PR=0x32 and DIV=0x0



Internal trigger input (ISx)

Timer synchronization allows interconnection between several timers. The TMR_CLK of one timer can be provided by the TRGOUT signal output by another timer. Set the STIS[2: 0] bit to select internal trigger signal to enable counting.

The advanced timer consists of a 16-bit prescaler, which is used to generate the CK_CNT that enables the counter to count. The frequency division relationship between the CK_CNT and TMR_CLK can be adjusted by setting the value of the TMRx_DIV register. The prescaler value can be modified at any time, but it takes effect only when the next overflow event occurs.

Below is the configuration procedure for interal trigger input:

- Set counting cycles through TMRx PR register
- Set counting frequency through TMRx DIV register
- Set counting modes through the TWCMSEL[1:0] in TMRx_CTRL1 register
- Select internal trigger by setting STIS[2:0]= 3'b000~3'b011 in TMRx_STCTRL register
- Select external clock mode A by setting SMSEL[2:0]=3'b111 in TMRx STCTRL register
- Eable TMRx to start counting through the TMREN in TMRx CTRL1 register

Table 14-11 TMRx internal trigger connection

Slave timer	IS0	(STIS=000)	IS1	(STIS=001)	IS2	(STIS=010)	IS3 (STIS=011)
TMR1		TMR15		TMR2			TMR4-
Figure 14-60 Co	unter	timing with p	rescal	er value chai	nging f	rom 1 to 4	
TMR_C	lk						
CK_C	NT						
COUNT	ER	17 🗙 18 🗶 19	X 1A X	1B X 1C X	00	X 01	
DIV[15:	0]	0		3			
PR[15:	0]	χ	1C				
OVFI	F						
				Clear			



14.3.3.2 Counting mode

The advanced-control timer consists of a 16-bit counter supporting up, down, up/down counting modes.

The TMRx_PR register is used to define counting period of counter. The value in the TMRx_PR is immediately moved to the shadow register by deault. When the periodic buffer is enabled (PRBEN=1), the value in the TMRx_PR register is transferred to the shadow register only at an overflow event.


TMRx_DIV register is used to define the counter frequency of the counter. The counter counts once every DIV[15:0]+1 clock cycle. Similar to TMRx_PR register, after enabling periodic buffer, the value of the TMRx_DIV register are transferred into the shadow register at each overflow event.

Reading the TMRx_CNT register returns the current counter value. Writing the TMRx_CNT register will update the current counter value.

An overflow event is is enabled by default. It can be disabled by setting OVFEN=1 in the TMRx_CTRL1 register. The OVFS bit in the TMRx_CTRL1 register is used to select the source of an overflow event, which is, by default, counter overflow or underflow, setting OVFSWTR, reset signal generated by slave mode timer controller in reset mode. Once the OVFS is set, an overflow event is generated only when overflow or underflow occurs.

Setting the TMREN bit (TMREN=1) enables the timer to start counting. Base on synchronization logic, however, the actual enable signal TMR EN is set 1 clock cycle after the TMREN is set.

Figure 14-61 Basic structure of a counter



Upcounting mode

This mode is enabled by setting CMSEL[1:0]=2'b00 and OWCDIR=1'b0 in the TMRx_CTRL1 register.

In upcounting mode, the counter counts from 0 to the value programmed in the TMRx_PR register, restarts from 0, and generates a counter overflow event, with the OVFIF bit being set. If the overflow event is disabled, the register is no longer reloaded with the preload and re-loaded value after counter overflow occurs, otherwise, the prescaler and re-loaded value will be updated at an overflow event.

Figure 14-62 Overflow event when PRBEN=0






Figure 14-63 Overflow event when PRBEN=1



Downcounting mode

This mode is enabled by setting CMSEL[1:0]=2'b00 and OWCDIR=1'b1 in the TMRx_CTRL1 register. In downcounting mode, the counter counts from the value programmed in the TMRx_PR register down to 0, and restarts from the value programmed in the TMRx_PR register, and generates a counter underflow event.

Figure 14-64 Counter timing diagram with internal clock divided by 4



Up/down counting mode

Up/down counting mode can be enabled by setting CMSEL[1:0]≠2'b00 in the TMRx_CTRL1 register. In up/down counting mode, the counter counts up/down alternatively. When the counter counts from the value programmed in the TMRx_PR register down to 1, an underflow event is generated, and then restarts counting from 0; When the counter counts from 0 to the value of the TMRx_PR register -1, an overflow event is generated, and then restarts counting from the value of the TMRx_PR register. The OWCDIR bit indicates the current counting direction.

The TWCMSEL[1:0] bit in the TMRx_CTRL1 register is used to select the condition under which the CxIF flag is set in two-way counting mode. In other words, when TWCMSEL[1:0]=2'b01 (counting mode 1) is selected, the CxIF flag is set only when the counter counts down; when TWCMSEL[1:0]=2'b10 (counting mode 2) is selected, the CxIF flag is set only when the counter counts up; when TWCMSEL[1:0]=2'b11 (counting mode 3) is selected, the CxIF flag is set when the counter counts up and down.

Note: The OWCDIR is ready-only in up/down counting mode.


Repetition counter mode:

The TMRx_RPR register is used to set repetition counting mode. This mode is enabled when the repetition counter value is not equal to 0. In this mode, an overflow event is generated when a counter overflow occurs (RPR[7:0]+1). The repetition counter is decremented at each counter overflow. An



overflow event is generated when the repetition counter reaches 0. The frequency of the overflow event can be adjusted by setting the repetition counter value.






Encoder interface mode

In this mode, the two input (TMRx_CH1 and TMRx_CH2) signals are required. Depending on the level on one input, the counter counts up or down on the edge of the other input signal. The OWCDIR bit indicates the direction of the counter.



Figure 14-67 Encoder mode structure



Encoder mode A: SMSEL=3'b001. The counter counts on the selected C1IFP1 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C1IFP1 and the level of C2IFP2.

Encoder mode B: SMSEL=3'b010. The counter counts on the selected C2IFP2 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C2IFP2 and the level of C1IFP1.

Encoder mode C: SMSEL=3'b011. The counter counts on both C1IFP1 and C2IFP2 edges (rising and falling edges). The counting direction is dependent on the C1IFP1 edge direction and C2IFP2 level, and C2IFP2 edge direction and C1IFP1 level.

To use encoder mode, follow the procedures below:


- Set channel 1 input signal filtering through the C1DF[3:0] bit in the TMRx_CM1 register;
 Set channel 1 input signal active level through the C1P bit in the TMRx_CCTRL register
- Set channel 2 input signal filtering through the C2DF[3:0] bit in the TMRx_CM1 register;
 Set channel 2 input signal active level through the C2P bit in the TMRx_CCTRL register
- Set channel 1 as input mode through the C1C[1:0] bit in the TMRx_CM1 register;
 Set channel 2 as input mode through the C2C[1:0] bit in the TMRx_CM1 register
- Select encoder mode A (SMSEL=3'b001), encoder mode B (SMSEL=3'b010), or encoder mode C (SMSEL=3'b011) by setting the SMSEL[2:0] bit in the TMRx_STCTRL register
- Set counting cycles through the PR[15:0] bit in the TMRx_PR register
- Set counting frequency through the DIV[15:0] bit in the TMRx DIV register
- Configure the corresponding IOs of TMRx CH1 and TMRx CH2 as multiplexed mode
- Enable counter through the TMREN bit in the TMRx CTRL1 register



Table 14-12 Couting direction versus encoder signals

A address and asset	Level on opposite signal (C1IFP1 corresponds to	C1IFP1	signal	C2IFP2 signal	
Active edge	C2IFP2, C2IFP2 corresponds to C1IFP1)	Rising	Falling	Rising	Falling
Count on CAIEDA only	High	Down	Up	No count	No count
Count on C1IFP1 only	Low	Up	Down	No count	No count
Count on COIEDO only	High	No count	No count	Up	Down
Count on C2IFP2 only	Low	No count	No count	Down	Up
Count on both C1IFP1	High	Down	Up	Up	Down
and C2IFP2	Low	Up	Down	Down	Up

Figure 14-68 Example of encoder interface mode C



14.3.3.3 TMR input function

The TMR1 has four independent channels. Each channel can be configured as input or output. As input, each channel input is handle as follows:

- TMRx_CHx outputs the pre-processed CxIRAW. The C1INSEL bit is used to select the source of C1IRAW from TMRx_CH1 or the XOR-ed TMRx_CH1, TMRx_CH2 and TMRx_CH3.
 - The sources of C2IRAW, C3IRAW and C4IRAW are TMRx_CH2, TMRx_CH3 and TMRx_CH4, respectively.
- CxIRAW inputs digital filter and outputs filtered CxIF signal. The digital filter uses the CxDF bit to program sampling frequency and sampling times.
- CxIF inputs edge detector, and outputs the CxIFPx signal after edge selection. The edge selection depends on both CxP and CxCP bits. It is possible to select input rising edge, falling edge or both edges.
- CxIFPx inputs capture signal selector, and outputs the CxIN signal after capture signal selection. The capture signal selection is defined by CxC bit. It is possible to select CxIFPx, CyIFPx or STCI as CxIN source. Of those, CyIFPx (x≠y) is the CyIFPy signal that is from Y channel and processed by channel-x edge detector (for example, C1IFP2 is the channel 1's C1IFP1 signal that passed through channel 2 edge detection). The STCI comes from slave timer controller, and its source is selected by STIS bit.
- CxIN outputs the CxIPS signal that is divided by input channel divider. The divider factor can be defined as No division, /2, /4 or /8, by the CxIDIV bit. It can be used for filtering, selection, division and input capture of input signals.



Figure 14-69 Input/output channel 1 main circuit





Figure 14-70 Channel 1 input stage



Input mode

In input mode, the TMRx_CxDT registers latch the current counter values after the selected triggle signal is detected, and the capture compare interrupt flag bit (CxIF) is set to 1. An interrupt/DMA request will be generated if the CxIEN bit and CxDEN bit are enabled. If the selected trigger signal is detected when the CxIF is set to 1, a capture overflow event is generated, with setting CxRF=1.

To capture the rising edge of C1IN input, following the configuration procedure mentioned below:

- Set C1C=01 in the TMRx_CM1 register to select the C1IN as channel 1 input
- Set the filter bandwidth of C1IN signal (CxDF[3: 0])
- Set the active edge on the C1IN channel by writing C1P=0 (rising edge) in the TMRx_CCTR register
- Program C1IN signal capture frequency divider (C1DIV[1: 0])
- Enable channel 1 input capture (C1EN=1)
- If needed, enable the relevant interrupt or DMA request by setting the C1IEN bit in the TMRx IDEN register or the C1DEN bit in the TMRx IDEN register

Timer Input XOR function

The timer input pins (TMRx_CH1, TMRx_CH2 and TMRx_CH3) are connected to the channel 1 (selected by setting the C1INSE in the TMRx_CTRL2 register) through an XOR gate.

The XOR gate can be used to connect Hall sensors. For example, connect the three XOR inputs to the three Hall sensors respectively so as to calculate the position and speed of the rotation by analyzing three Hall sensor signals.

PWM input

PWM input mode is applied to channel 1 and 2. To use this mode, both C1IN and C2IN are mapped on the same TMRx_CHx, and the CxIFPx of either channel 1 or channel 2 must be configured as trigger input and slave mode controller is configured in reset mode.




The PWM input mode can be used to measure the period and duty cycle of the PWM input signal. For example, the user can measure the period and duty cycle of the PWM applied on channel 1 using the following procedures:


- Set C1C=2'b01: select C1IN for C1IFP1
- Set C1P=1'b0, select C1IFP1 rising edge active
- Set C2C=2'b10, select C2IN for C1IFP2
- Set C2P=1'b1, select C1IFP2 falling edge active
- Set STIS=3'b101, select the slave mode timer trigger singal as C1IFP1
- Set SMSEL=3'b100: configure the slave mode controller in reset mode
- Set C1EN=1'b1 and C2EN=1'b1. Enable channel 1 and input capture

After above configuration, the rising edge of channel 1 input signal will trigger the capture and stores the capture value into C1DT register, and it will reset the counter at the same time. The falling edge of the channel 1 input signal triggers the capture and stores the capture value into C2DT register. The period of the channel 1 input signal is calculated through C1DT, and its duty cycle through C2DT.

Figure 14-71 PWM input mode configuration example







14.3.3.4 TMR output function

The TMR output consists of a comparator and an output controller. It is used to program the period, duty cycle and polarity of the output signal. The advanced-control timer output function varies from one channel to one channel.

Figure 14-73 Channel output stage (channel 1 to 3)





Figure 14-74 Channel 4 output stage



Output mode

Write CxC[1: 0]≠2'b00 to configure the channel as output to implement multiple output modes. In this case, the counter value is compared with the value in the TMRx_CxDT register, and the intermediate signal CxORAW is generated according to the output mode selected by CxOCTRL[2: 0], which is sent to IO after being processed by the output control circuit. The period of the output signal is configured by the TMRx_PR register, while the duty cycle by the TMRx_CxDT register.

Output compare modes include:

PWM mode A:

Enable PWM mode A by setting CxOCTRL=3'b110. In upcounting mode, C1ORAW outputs high when TMRx_C1DT>TMRx_CVAL, otherwise, it is low; In downcounting mode, C1ORAW outputs low when TMRx_C1DT<TMRx_CVAL, otherwise, it is high.

To use PWM mode A, the following procedures are recommended:

- Set PWM periods through TMRx_PR register
- Set PWM duty cycles through TMRx_CxD
- Select PWM mode A by setting CxOCTRL=3'b110 in the TMRx_CM1/CM2 register
- Set counting frequency through TMRx DIV register
- Select counting mode by setting the TWCMSEL[1:0] bit in the TMRx CTRL1 register
- Select output polarity through the CxP and CxCP bits in the TMRx CCTRL register
- Enable channel output through the CxEN and CxCEN bits in the TMRx CCTRL register
- Enable TMRx output through the OEN bit in the TMRx_BRK register
- Configure GPIOs corresponding to TMR output channels as multiplexed mode
- Enable TMRx to start counting through the TMREN bit in the TMRx_CTRL1 register.

PWM mode B:

Enable PWM mode B by setting CxOCTRL=3'b111. In upcounting mode, C1ORAW outputs low when TMRx_C1DT>TMRx_CVAL, otherwise, it is high; In downcounting mode, C1ORAW outputs high when TMRx_C1DT<TMRx_CVAL, otherwise, it is low.



Forced output mode:

Enable forced output mode by setting CxOCTRL=3'b100/101. In this case, the CxORAW is forced to be the programmed level, regardless of the counter value. Despite this, the channel flag bit and DMA request still depend on the compare result.

Output compare mode:

Enable output compare mode by setting CxOCTRL=3'b001/010/011. In this case, when the counter value matches the value of the CxDT register, the CxORAW is forced high (CxOCTRL=3'b001), low (CxOCTRL=3'b010) or toggling (CxOCTRL=3'b011).

One-pulse mode:

This is a particular case of PWM mode. Enable one-pulse by setting OCMEN=1. In this mode, the comparison match is performed in the current counting period. The TMREN bit is cleared as soon as the current counting is completed. Therefore, only one pulse is output. When in upcounting mode, the configureation must follow the rule: CVAL<CxDT≤PR; in downcounting mode, CVAL>CxDT is required.

Fast output mode:


Enable this mode by setting CxOIEN=1. If enabled, the CxORAW signal will not change when the counter value matches the CxDT, but change at the beginning of the current counting period. In other words, the comparison result is advanced, so the comparison result between the counter value and the TMRx_CxDT register will determine the level of CxORAW in advance.

Figure 14-75 gives an example of output compare mode (toggle) with C1DT=0x3. When the counter value is equal to 0x3, C1OUT toggles.

Figure 14-76 gives an example of the combination between upcounting mode and PWM mode A. The output signal behaves when PR=0x32 but CxDT is configured with a different value.

Figure 14-77 gives an example of the combination between up/down counting mode and PWM mode A. The output signal behaves when PR=0x32 but CxDT is configured with a different value.


Figure 14-78 gives an example of the combination between upcounting mode and one-pulse PWM mode B. The counter only counts only one cycle, and the output signal sents only one pulse.






C1DT[15: 0]


AT32WB415 Series Reference Manual





≥32





Master mode timer event output


When TMR is used as a master timer, one of the following source of sigals can be selected as TRGOUT output to a slave mode timer. This is done by setting the PTOS bit in the TMRxCTRL2 register.

- -PTOS=3'b000, TRGOUT output software overflow event (OVFSWTR bit in TMRx_SWEVT register)
- -PTOS=3'b001, TRGOUT output counter enable
- -PTOS=3'b010, TRGOUT output counter overflow event
- -PTOS=3'b011, TRGOUT output capture and compare event
- -PTOS=3'b100, TRGOUT output C1ORAW
- -PTOS=3'b101, TRGOUT output C2ORAW
- -PTOS=3'b110, TRGOUT output C3ORAW
- -PTOS=3'b111, TRGOUT output C4ORAW

CxORAW clear

When the CxOSEN bit is set to 1, the CxORAW signal for a given channel is cleared by applying a high level to the EXT input. The CxORAW signal remains unchanged until the next overflow event.

This function can only be used in output capture or PWM modes, and does not work in forced mode. *Figure 14-79* shows the example of clearing CxORAW. When the EXT input is high, the CxORAW signal, which was originally high, is driven low; when the EXT is low, the CxORAW signal outputs the corresponding level according to the comparison result between the counter value and CxDT value.



Dead-time insertion

The channel 1 to 3 of the advanced-control timers contains a set of reverse channel output. This function is enabled by the CxCEN bit and its polarity is defined by CxCP. Refer to *Table 14-14*. for more information about the output state of CxOUT and CxCOUT.


The dead-time is activated when switching to IDLEF state (OEN falling down to 0).

Setting both CxEN and CxCEN bits, and using DTC[7:0] bit to insert dead-time of different durations. After the dead-time insertion, the rising edge of the CxOUT is delayed compared to the rising edge of the reference signal; the rising edge of the CxCOU is delayed compared to the falling edge of the reference signal.



If the delay is greater than the width of the active output, C1OUT and C1COUT will not generate corresponding pulses. Therefore, the dead-time should be less than the width of the active output.

Figure 14-80 gives an example of dead-time insertion when CxP=0, CxCP=0, OEN=1, CxEN=1 and CxCEN=1.



14.3.3.5 TMR break function

When the break function is enabled (BRKEN=1), the CxOUT 和 CxCOUT are jointly controlled by OEN, FCSODIS, FCSOEN, CxIOS and CxCIOS. But, CxOUT and CxCOUT cannot be set both to active level at the same time. Please refer to *Table 14-14* for more details.

The break souce can be the break input pin or a clock failure event. The polarity is controlled by the BRKV bit.

When a break event occurs, there are the following actions:

- The OEN bit is cleared asynchronously, and the channel output state is selected by setting the FCSODIS bit. This function works even if the MCU oscillator is off.
- Once OEN=0, the channel output level is defined by the CxIOS bit. If FCSODIS=0, the timer output is disabled, otherwise, the output enable remains high.
- When complementary outputs are used:
 - The outputs are first put in reset state, that is, inactive state (depending on the polarity). This
 is done asynchronously so that it works even if no clock is provided to the timer.
 - If the timer clock is still active, then the dead-time generator is activated. The CxIOS and CxCIOS bits are used to program the level after dead-time. Even in this case, the CxIOS and CxCIOS cannot be driven to their actival level a the same time. It should be note that because of synchronization on OEN, the dead-time duration is usually longer than usual (around 2 clk tmr clock cycles)
 - If FCSODIS=0, the timer releases the enable output, otherwise, it keeps the enable output; the
 enable output becomes high as soon as one of the CxEN and CxCEN bits becomes high.
- If the break interrupt or DMA request is enabled, the break statue flag is set, and a break interrupt or DMA request can be generated.



If AOEN=1, the OEN bit is automatically set again at the next overflow event.

Note: When the break input is active, the OEN cannot be set, nor the status flag, BRKIF can be cleared.

Figure 14-81 TMR output control





Figure 14-82 Example of TMR break function



14.3.3.6 TMR synchronization


The timers are linked together internnaly for timer synchronization. Master timer is selected by setting the PTOS[2: 0] bit; Slave timer is selected by setting the SMSEL[2: 0] bit.

Slave modes include:

Slave mode: Reset mode

The counter and its prescaler can be reset by a selected trigger signal. An overflow event can be generated when OVFS=0.


Figure 14-83 Example of reset mode



Slave mode: Suspend mode

In this mode, the counter is controlled by a selected trigger input. The counter starts counting when the trigger input is high and stops as soon as the trigger input is low.


Figure 14-84 Example of suspend mode



Slave mode: Trigger mode

The counter can start counting on the rising edge of a selected trigger input (TMR EN=1)

Figure 14-85 Example of trigger mode



Please refer to Section 14.2.3.5 fore more details.



14.3.3.7 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 core halted), the TMRx counter stops counting by setting the TMRx PAUSE in the DEBUG module. Refer to Chapter 30.2 for more information.

14.3.4 TMR1 registers

These peripheral registers must be accessed by word (32 bits).

TMR1 and TMR8 register are mapped into a 16-bit addressable space.

Table 14-13 TMR1 register map and reset value

Register	Offset	Reset value
TMR1_CTRL1	0x00	0x0000
TMR1_CTRL2	0x04	0x0000
TMR1_STCTRL	0x08	0x0000
TMR1_IDEN	0x0C	0x0000
TMR1_ISTS	0x10	0x0000
TMR1_SWEVT	0x14	0x0000
TMR1_CM1	0x18	0x0000
TMR1_CM2	0x1C	0x0000
TMR1_CCTRL	0x20	0x0000
TMR1_CVAL	0x24	0x0000
TMR1_DIV	0x28	0x0000
TMR1_PR	0x2C	0x0000
TMR1_RPR	0x30	0x0000
TMR1_C1DT	0x34	0x0000
TMR1_C2DT	0x38	0x0000
TMR1_C3DT	0x3C	0x0000
TMR1_C4DT	0x40	0x0000
TMR1_BRK	0x44	0x0000
TMR1_DMACTRL	0x48	0x0000
TMR1_DMADT	0x4C	0x0000

14.3.4.1 TMR1 control register1 (TMR1_CTRL1)

Bit	Register	Reset value	Type	Description
Bit 15: 10	Reserved	0x00	resd	Kept at its default value.
				Clock division
				This field is used to define the relationship between digital
				filter sampling frequency (f _{DTS}) and timer clock frequency
				(f _{CK_INT}). it is also used to set the ratio relationship
Bit 9: 8	CLKDIV	0x0	rw	between dead time base (T _{DTS}) and timer clock period
Dit 3. 0	CERDIV	0.00	1 VV	(T _{CK_INT})
				00: No division, f _{DTS} =f _{CK_INT}
				01: Divided by 2, fdts=fck_Int/2
				10: Divided by 4, f _{DTS} =fcK_INT/4
				11: Reserved
				Period buffer enable
Bit 7	PRBEN	0x0	rw	0: Period buffer is disabled
				1: Period buffer is enabled
				Two-way counting mode selection
Bit 6: 5	TWCMSEL	0x0	rw	00: One-way counting mode, depending on the OWCDIR
				bit



				01: Two-way counting mode1, count up and down alternately, the CxIF bit is set only when the counter counts down 10: Two-way counting mode2, count up and down alternately, the CxIF bit is set only when the counter counts up 11: Two-way counting mode3, count up and down alternately, the CxIF bit is set when the counter counts up / down
Bit 4	OWCDIR	0x0	rw	One-way count direction 0: Up; 1: Down
Bit 3	OCMEN	0x0	rw	One cycle mode enable This bit is use to select whether to stop counting at an update event 0: The counter does not stop at an update event 1: The counter stops at an update event
Bit 2	OVFS	0x0	rw	Overflow event source This bit is used to select overflow event or DMA request sources. 0: Counter overflow, setting the OVFSWTR bit or overflow event generated by slave timer controller 1: Only counter overflow generates an overflow event
Bit 1	OVFEN	0x0	rw	Overflow event enable 0: Enabled 1: Disabled
Bit 0	TMREN	0x0	rw	TMR enable 0: Disabled 1: Enabled

14.3.4.2 TMR1 control register2 (TMR1_CTRL2)

Bit	Register	Reset value	Type	Description
Bit 15	Reserved	0x0	resd	Kept at its default value.
Bit 14	C4IOS	0x0	rw	Channel 4 idle output state
Bit 13	C3CIOS	0x0	rw	Channel 3 complementary idle output state
Bit 12	C3IOS	0x0	rw	Channel 3 idle output state
Bit 11	C2CIOS	0x0	rw	Channel 2 complementary idle output state
Bit 10	C2IOS	0x0	rw	Channel 2 idle output state
Bit 9	C1CIOS	0x0	rw	Channel 1 complementary idle output state OEN = 0 after dead-time: 0: C1OUTL=0 1: C1OUTL=1
Bit 8	C1IOS	0x0	rw	Channel 1 idle output state OEN = 0 after dead-time: 0: C1OUT=0 1: C1OUT=1
Bit 7	C1INSEL	0x0	rw	C1IN selection 0: CH1 pin is connected to C1IRAW input 1: The XOR result of CH1, CH2 and CH3 pins is connected to C1IRAW input
Bit 6: 4	PTOS	0x0	rw	Master TMR output selection This field is used to select the TMRx signal sent to the slave timer. 000: Reset 001: Enable 010: Update 011: Compare pulse 100: C1ORAW signal 101: C2ORAW signal 110: C3ORAW signal 111: C4ORAW signal
Bit 3	DRS	0x0	rw	DMA request source 0: Capture/compare event



				1: Overflow event
Bit 2	CCFS	0x0	rw	Channel control bit flash selection This bit only acts on channels with complementaryoutput. If the channel contro bits are buffered:
Bit 2 C	0010	0.00	TW	O: Control bits are updated by setting the HALL bit Control bits are updated by setting the HALL bit or a rising edge on TRGIN.
Bit 1	Reserved	0x0	resd	Kept at its default value.
Bit 0	CBCTRL	0x0	rw	Channel buffer control This bit acts on channels that have complementary output. 0: CxEN, CxCEN and CxOCTRL bits are not buffered. 1: CxEN, CxCEN and CxOCTRL bits are not buffered.

14.3.4.3 TMR1 slave timer control register (TMR1_STCTRL)

Bit	Register	Reset value	Type	Description
				External signal polarity
Bit 15	ESP	0x0	rw	0: High or rising edge
				1: Low or falling edge
				External clock mode B enable
D:4.4.4	FOMBEN	0.40		This bit is used to enable external clock mode B
Bit 14	ECMBEN	0x0	rw	0: Disabled
				1: Enabled
				External signal divide
				This field is used to select the frequency division of an
				external trigger
Bit 13: 12	ESDIV	0x0	rw	00: Normal
				01: Divided by 2
				10: Divided by 4
				11: Divided by 8
				External signal filter
				This field is used to filter an external signal. The external
				signal can be sampled only after it has been generated N
	ESF			times
				0000: No filter, sampling by f_{DTS}
				0001: $f_{SAMPLING} = f_{CK\ INT}$, N=2
				0010: $f_{SAMPLING} = f_{CK\ INT}, N=4$
				0011: $f_{SAMPLING} = f_{CK\ INT}$, N=8
				0100: $f_{SAMPLING} = f_{DTS}/2$, N=6
-				0101: $f_{SAMPLING} = f_{DTS}/2$, N=8
Bit 11: 8		0x0	rw	0110: $f_{SAMPLING} = f_{DTS}/4$, N=6
				$0111: f_{SAMPLING} = f_{DTS}/4, N=8$
				1000: $f_{SAMPLING} = f_{DTS}/8$, N=6
				1001: $f_{SAMPLING} = f_{DTS}/8$, N=8
				1010: f _{SAMPLING} = f _{DTS} /16, N=5
				1011: $f_{SAMPLING} = f_{DTS}/16$, N=6
				1100: f _{SAMPLING} =f _{DTS} /16, N=8
				1101: f _{SAMPLING} =f _{DTS} /10, N=5
				1110: f _{SAMPLING} =f _{DTS} /32, N=6
				1111: $f_{SAMPLING} = f_{DTS}/32$, N=8
				Subordinate TMR synchronization
				If enabled, master and slave timer can be synchronized.
Bit 7	STS	0x0	rw	0: Disabled
				1: Enabled
				I. LIIANICU

2023.08.02 Page 244 Rev 2.03



				Subordinate TMR input selection
				This field is used to select the subordinate TMR input.
				000: Internal selection 0 (IS0)
				001: Internal selection 1 (IS1)
				010: Internal selection 2 (IS2)
Bit 6: 4	STIS	0x0	rw	011: Internal selection 3 (IS3)
				100: C1IRAW input detector (C1INC)
				101: Filtered input 1 (C1IF1)
				110: Filtered input 2 (C1IF2)
				111: External input (EXT)
				refer to Table 14-11 for details on ISx for each timer.
Bit 3				Channel output switch selection
	COSSEL	0.40	244	This bit is used to select the switch for CxORAW.
	COSSEL	0x0	rw	0: EXT is used to swith CxORAW
				1: CxORAW_OFFis used to switch CxORAW
				Subordinate TMR mode selection
				000: Slave mode is disabled
				001: Encoder mode A
				010: Encoder mode B
				011: Encoder mode C
				100: Reset mode - Rising edge of the TRGIN input
				reinitializes the counter
Bit 2: 0	SMSEL	0x0	rw	101: Suspend mode - The counter starts counting when
				the TRGIN is high
				110: Trigger mode - A trigger event is generated at the
				rising edge of the TRGIN input
				111: External clock mode A - Rising edge of the TRGIN
				input clocks the counter
				Note: Refer to count mode section for details on encoder
				mode A/B/C.

14.3.4.4 TMR1 DMA/interrupt enable register (TMR1_IDEN)

Bit	Register	Reset value	Type	Description
Bit 15	Reserved	0x0	resd	Kept at its default value.
				Trigger DMA request enable
Bit 14	TDEN	0x0	rw	0: Disabled
				1: Enabled
				HALL DMA request enable
Bit 13	HALLDE	0x0	rw	0: Disabled
				1: Enabled
·				Channel 4 DMA request enable
Bit 12	C4DEN	0x0	rw	0: Disabled
				1: Enabled
				Channel 3 DMA request enable
Bit 11	C3DEN	0x0	rw	0: Disabled
				1: Enabled。
				Channel 2 DMA request enable
Bit 10	C2DEN	0x0	rw	0: Disabled
				1: Enabled
				Channel 1 DMA request enable
Bit 9	C1DEN	0x0	rw	0: Disabled
				1: Enabled
				Overflow event DMA request enable
Bit 8	OVFDEN	0x0	rw	0: Disabled
				1: Enabled
				Break interrupt enable
Bit 7	BRKIE	0x0	rw	0: Disabled
				1: Enabled
				Trigger interrupt enable
Bit 6	TIEN	0x0	rw	0: Disabled
				1: Enabled
Bit 5	HALLIEN	0x0	rw	HALL interrupt enable
טונ ט	IIALLIEN	<u> </u>	1 VV	0: Disabled



				1: Enabled	·
				Channel 4 interrupt enable	
Bit 4	C4IEN	0x0	rw	0: Disabled	
				1: Enabled	
-				Channel 3 interrupt enable	
Bit 3	C3IEN	0x0	rw	0: Disabled	
				1: Enabled	
				Channel 2 interrupt enable	
Bit 2	C2IEN	0x0	rw	0: Disabled	
				1: Enabled	
-				Channel 1 interrupt enable	
Bit 1	C1IEN	0x0	rw	0: Disabled	
				1: Enabled	
-				Overflow interrupt enable	
Bit 0	OVFIEN	0x0	rw	0: Disabled	
				1: Enabled	

14.3.4.5 TMR1 interrupt status register (TMR1_ISTS)

Bit	Register	Reset value	Type	Description
Bit 15: 13	Reserved	0x0	resd	Kept at its default value.
Bit 12	C4RF	0x0	rw0c	Channel 4 recapture flag
			1000	Please refer to C1RF description.
Bit 11	C3RF	0x0	rw0c	Channel 3 recapture flag
				Please refer to C1RF description.
Bit 10	C2RF	0x0	rw0c	Channel 2 recapture flag
				Please refer to C1RF description.
				Channel 1 recapture flag
				This bit indicates whether a recapture is detected when
Bit 9	C1RF	0x0	rw0c	C1IF=1. This bit is set by hardware, and cleared by writing "0".
				0: No capture is detected
				1: Capture is detected.
Bit 8	Reserved	0x0	resd	Default value
				Break interrupt flag
				This bit indicates whether the break input is active or not.
Bit 7	BRKIF	0x0	rw0c	It is set by hardware and cleared by writing "0"
				0: Inactive level
				1: Active level
		0x0		Trigger interrupt flag
				This bit is set by hardware on a trigger event. It is cleard
				by writing "0".
Bit 6	TRGIF		rw0c	0: No trigger event occurs
				1: Trigger event is generated.
				Trigger event: an active edge is detected on TRGIN input,
				or any edge in suspend mode.
				HALL interrupt flag
		0x0		This bit is set by hardware on HALL event. It is cleared by
Bit 5	HALLIF		rw0c	writing "0". 0: No Hall event occurs.
				1: Hall event is detected.
				HALL even: CxEN, CxCEN and CxOCTRL are updated.
				Channel 4 interrupt flag
Bit 4	C4IF	0x0	rw0c	Please refer to C1IF description.
				Channel 3 interrupt flag
Bit 3	C3IF	0x0	rw0c	Please refer to C1IF description.
				Channel 2 interrupt flag
Bit 2	C2IF	0x0	rw0c	Please refer to C1IF description.
				Channel 1 interrupt flag
				If the channel 1 is configured as input mode:
D:+ 4	CAIE	0.40	m	This bit is set by hardware on a capture event. It is cleared
Bit 1	C1IF	0x0	rw0c	by software or read access to the TMRx_C1DT
				0: No capture event occurs
				1: Capture event is generated

2023.08.02 Page 246 Rev 2.03



				If the channel 1 is configured as output mode: This bit is set by hardware on a compare event. It is cleared by software. 0: No compare event occurs 1: Compare event is generated
Bit 0	OVFIF	0x0	rw0c	Overflow interrupt flag This bit is set by hardware on an overflow event. It is cleared by software. 0: No overflow event occurs 1: Overflow event is generated. If OVFEN=0 and OVFS=0 in the TMRx_CTRL1 register: - An overflow event is generated when OVFG= 1 in the TMRx_SWEVE register; - An overflow event is generated when the counter CVAL is reinitialized by a trigger event.

2023.08.02 Page 247 Rev 2.03



14.3.4.6 TMR1 software event register (TMR1_SWEVT)

Bit	Register	Reset value	Type	Description
Bit 15: 8	Reserved	0x000	resd	Kept at its default value.
				Break event triggered by software
Bit 7	BRKSWTR	0x0	wo	This bit is set by software to generate a break event.
DIL 1	DKNOWIK	UXU	WO	0: No effect
				1: Generate a break event.
				Trigger event triggered by software
Bit 6	TRGSWTR	0x0	rw	This bit is set by software to generate a trigger event.
DIL 0	INGOWIN	UAU	I VV	0: No effect
				1: Generate a trigger event.
				HALL event triggered by software
Bit 5	HALLSWTR	0x0		This bit is set by software to generate a HALL event.
			wo	0: No effect
				1: Generate a HALL event.
				Note: This bit acts only on channels that have
				complementary output.
Bit 4	C4SWTR	0x0	wo	Channel 4 event triggered by software
	04000110	UXU	wo	Please refer to C1M description.
Bit 3	C3SWTR	0x0	wo	Channel 3 event triggered by software
DIL 3	COOWTK			Please refer to C1M description.
Bit 2	C2SWTR	0x0	wo	Channel 2 event triggered by software
DIL Z	C25WTK	0.00	WO	Please refer to C1M description
				Channel 1 event triggered by software
Bit 1	C1SWTR	0x0	wo	This bit is set by software to generate a channel 1 event.
DIL I	CISWIK	UXU	WO	0: No effect
				1: Generate a channel 1 event.
				Overflow event triggered by software
Bit 0	OVFSWTR	0x0	wo	This bit is set by software to generate an overflow event.
טונ ט	OVESWIK	UXU	WU	0: No effect
				1: Generate an overflow event.

14.3.4.7 TMR1 channel mode register1 (TMR1_CM1)

The channel can be used in input (capture mode) or output (compare mode). The direction of a channel is defined by the corresponding CxC bits. All the other bits of this register have different functons in input and output modes. The CxOx describes its function in output mode when the channel is in output mode, while the CxIx describes its function in output mode when the channel is in input mode. Attention must be given to the fact that the same bit can have different functions in input mode and output mode.

Output compare mode:

Bit	Register	Reset value	Type	Description
Bit 15	C2OSEN	0x0	rw	Channel 2 output switch enable
Bit 14: 12	C2OCTRL	0x0	rw	Channel 2 output control
Bit 11	C2OBEN	0x0	rw	Channel 2 output buffer enable
Bit 10	C20IEN	0x0	rw	Channel 2 output enable immediately
Bit 9: 8	C2C	0x0	rw	Channel 2 configuration This field is used to define the direction of the channel 2 (input or output), and the selection of input pin when C2EN='0': 00: Output 01: Input, C2IN is mapped on C2IFP2 10: Input, C2IN is mapped on C1IFP2 11: Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS register.
Bit 7	C1OSEN	0x0	rw	Channel 1 output switch enable 0: C1ORAW is not affected by EXT input. 1: Once a high level is detect on EXT input, clear C1ORAW.
Bit 6: 4	C1OCTRL	0x0	rw	Channel 1 output control This field defines the behavior of the original signal C1ORAW.



				000: Disconnected. C10RAW is disconnected from
				C1OUT; 001: C1ORAW is high when TMRx_CVAL=TMRx_C1DT
				010: C1ORAW is high when TMRx_CVAL=TMRx_C1DT
				011: Switch C1ORAW level when
				TMRx_CVAL=TMRx_C1DT
				100: C1ORAW is forced low
				101: C1ORAW is forced high.
				110: PWM mode A
				-OWCDIR=0, C1ORAW is high once
				TMRx_C1DT>TMRx_CVAL, else low;
				-OWCDIR=1, C1ORAW is low once TMRx_ C1DT
				<tmrx_cval, else="" high;<="" td=""></tmrx_cval,>
				111: PWM mode B
				 OWCDIR=0, C1ORAW is low once TMRx_ C1DT
				>TMRx_CVAL, else high;
				OWCDIR=1, C1ORAW is high once TMRx_ C1DT
				<tmrx_cval, else="" low.<="" td=""></tmrx_cval,>
				Note: In the configurations othern than 000', the C10UT
				is connected to C10RAW. The C10UT output level is not
				only subject to the changes of C10RAW, but also the
				output polarity set by CCTRL.
,				Channel 1 output buffer enable
				0: Buffer function of TMRx_C1DT is disabled. The new
				value written to the TMRx_C1DT takes effect
Bit 3	C10BEN	0x0	rw	immediately.
Dit 0	0100211	OAO		1: Buffer function of TMRx_C1DT is enabled. The value
				to be written to the TMRx_C1DT is stored in the buffer
				register, and can be sent to the TMRx_C1DT register only
				on an overflow event.
				Channel 1 output enable immediately
				In PWM mode A or B, this bit is used to accelerate the
Bit 2	C10IEN	0x0	F14/	channel 1 output's response to the trigger event. 0: Need to compare the CVAL with C1DT before
DIL Z	CIOIEN	UXU	rw	generating an output
				1: No need to compare the CVAL and C1DT. An output is
				generated immediately when a trigger event occurs.
-				Channel 1 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
-		-		01: Input, C1IN is mapped on C1IFP1
				10: Input, C1IN is mapped on C2IFP1
				11: Input, C1IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.

Input capture mode:

Bit	Register	Reset value	Type	Description
Bit 15: 12	C2DF	0x0	rw	Channel 2 digital filter
Bit 11: 10	C2IDIV	0x0	rw	Channel 2 input divider
				Channel 2 configuration
				This field is used to define the direction of the channel 2
				(input or output), and the selection of input pin when
				C2EN='0':
Bit 9: 8	C2C	0x0	rw	00: Output
				01: Input, C2IN is mapped on C2IFP2
				10: Input, C2IN is mapped on C1IFP2
				11: Input, C2IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
				Channel 1 digital filter
Bit 7: 4	C1DF	0v0	F14/	This field defines the digital filter of the channel 1. N
DIL 7.4	CIDE	0x0	rw	stands for the number of filtering, indicating that the input
				edge can pass the filter only after N sampling events.



				0000: No filter, sampling is done at f_{DTS}
				1000: $f_{SAMPLING} = f_{DTS}/8$, N=6
				0001: $f_{SAMPLING} = f_{CK_INT}$, N=2
				1001: $f_{SAMPLING} = f_{DTS}/8$, N=8
				0010: $f_{SAMPLING} = f_{CK_INT}$, N=4
				1010: f _{SAMPLING} =f _{DTS} /16, N=5
				0011: $f_{SAMPLING} = f_{CK\ INT}$, N=8
				1011: $f_{SAMPLING} = f_{DTS}/16$, N=6
				0100: $f_{SAMPLING} = f_{DTS}/2$, N=6
				1100: f _{SAMPLING} =f _{DTS} /16, N=8
				0101: $f_{SAMPLING} = f_{DTS}/2$, N=8
				1101: $f_{SAMPLING} = f_{DTS}/32$, N=5
				0110: $f_{SMPLING} = f_{DTS}/4$, N=6
				1110: f _{SAMPLING} =f _{DTS} /32, N=6
				0111: $f_{SAMPLING} = f_{DTS}/4$, N=8
				1111: f _{SAMPLING} =f _{DTS} /32, N=8
				Channel 1 input divider
				This field defines Channel 1 input divider.
				00: No divider. An input capture is generated at each
Bit 3: 2	C1IDIV	0x0	rw	active edge.
DIL J. Z		UXU		01: An input compare is generated every 2 active edges
				10: An input compare is generated every 4 active edges
				11: An input compare is generated every 8 active edges
				Note: the divider is reset once C1EN='0'
				Channel 1 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C1EN='0':
Bit 1: 0	C1C	0x0	rw	00: Output
				01: Input, C1IN is mapped on C1IFP1
				10: Input, C1IN is mapped on C2IFP1
				11: Input, C1IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.

14.3.4.8 TMR1 channel mode register2 (TMR1_CM2)

The channel can be used in input (capture mode) or output (compare mode). The direction of a channel is defined by the corresponding CxC bits. All the other bits of this register have different functons in input and output modes. The CxOx describes its function in output mode when the channel is in output mode, while the CxIx describes its function in output mode when the channel is in input mode. Attention must be given to the fact that the same bit can have different functions in input mode and output mode.

Output compare mode:

Bit	Register	Reset value	Type	Description
Bit 15	C4OSEN	0x0	rw	Channel 4 output switch enable
Bit 14: 12	C4OCTRL	0x0	rw	Channel 4 output control
Bit 11	C4OBEN	0x0	rw	Channel 4 output buffer enable
Bit 10	C4OIEN	0x0	rw	Channel 4 output enable immediately
				Channel 4 configuration
				This field is used to define the direction of the channel 1
				(input or output), and the selection of input pin when
				C4EN='0':
Bit 9: 8	C4C	0x0	rw	00: Output
				01: Input, C4IN is mapped on C4IFP4
				10: Input, C4IN is mapped on C3IFP4
				11: Input, C4IN is mapped on STCI. This mode works only
				when the internal trigger input is selected by STIS.
Bit 7	C3OSEN	0x0	rw	Channel 3 output switch enable
Bit 6: 4	C3OCTRL	0x0	rw	Channel 3 output control
Bit 3	C3OBEN	0x0	rw	Channel 3 output buffer enable
Bit 2	C3OIEN	0x0	rw	Channel 3 output enable immediately
Bit 1: 0	C3C	0x0	rw	Channel 3 configuration



This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C3EN='0':

00: Output

01: Input, C3IN is mapped on C3IFP3

10: Input, C3IN is mapped on C4IFP3

11: Input, C3IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS.

Input capture mode:							
Bit	Register	Reset value	Type	Description			
Bit 15: 12	C4DF	0x0	rw	Channel 4 digital filter			
Bit 11: 10	C4IDIV	0x0	rw	Channel 4 input divider			
				Channel 4 configuration			
				This field is used to define the direction of the channel 1			
				(input or output), and the selection of input pin when C4EN='0':			
Bit 9: 8	C4C	0x0	rw	00: Output			
				01: Input, C4IN is mapped on C4IFP4			
				10: Input, C4IN is mapped on C3IFP4			
				11: Input, C4IN is mapped on STCI. This mode works only			
				when the internal trigger input is selected by STIS.			
Bit 7: 4	C3DF	0x0	rw	Channel 3 digital filter			
Bit 3: 2	C3IDIV	0x0	rw	Channel 3 input divider			
				Channel 3 configuration			
				This field is used to define the direction of the channel 1			
				(input or output), and the selection of input pin when			
				C3EN='0':			
Bit 1:0	C3C	0x0	rw	00: Output			
				01: Input, C3IN is mapped on C3IFP3			
				10: Input, C3IN is mapped on C4IFP3			
				11: Input, C3IN is mapped on STCI. This mode works only			
				when the internal trigger input is selected by STIS.			

14.3.4.9 TMR1 Channel control register (TMR1_CCTRL)

Bit 15: 14 R	Denominad.			
	Reserved	0x0	resd	Kept its default value.
Bit 13	 C4P	0x0	rw	Channel 4 polarity
DIL 13 C	J4F			Pleaser refer to C1P description.
Bit 12 C	C4EN	0x0	rw	Channel 4 enable
DIL 12 C	J4EIN			Pleaser refer to C1EN description.
Bit 11 C	C3CP	0x0	rw	Channel 3 complementary polarity
<u> </u>	5501			Please refer to C1P description.
Bit 10 C	C3CEN	0x0	rw	Channel 3 complementary enable
DIL 10 C	JJOLIN	0.00		Please refer to C1EN description.
Bit 9 C	C3P	0x0	rw	Channel 3 polarity
DI 9	J31	UXU		Pleaser refer to C1P description.
Bit 8	C3EN	0x0	rw	Channel 3 enable
ыго с	JOEIN	UXU	I W	Pleaser refer to C1EN description.
Bit 7	C2CP	0x0	rw	Channel 2 complementary polarity
Dit 7	5201			Please refer to C1P description.
Bit 6	C2CEN	0x0	rw	Channel 2 complementary enable
	JZOLIN			Please refer to C1EN description.
Bit 5 C	C2P	0x0	rw	Channel 2 polarity
				Pleaser refer to C1P description.
Bit 4 C	C2EN	0x0	rw	Channel 2 enable
	JZLIN			Pleaser refer to C1EN description.
		0x0	rw	Channel 1 complementary polarity
Bit 3 C	C1CP			0: C1COUT is active high.
				1: C1COUT is active low.
		0x0	rw	Channel 1 complementary enable
Bit 2 C	C1CEN			0: Output is disabled.
				1: Output is enabled.
Bit 1 C	C1P	0x0	rw	Channel 1 polarity



When the channel 1 is configured as output mode:

0: C1OUT is active high
1: C1OUT is active low
When the channel 1 is configured as input mode:
0: C1IN active edge is on its rising edge. When used as external trigger, C1IN is not inverted.
1: C1IN active edge is on its falling edge. When used as external trigger, C1IN is inverted.

Channel 1 enable

Bit0 C1EN 0x0 rw 0: Input or output is disabled
1: Input or output is enabled

Table 14-14 Complementary output channel CxOUT and CxCOUT control bits with break function

		Control bit		Output	Output state (1)		
OEN bit	FCSODIS bit	FCSOEN bit	CxEN bit	CxCEN bit	CxOUT output state	CxCOUT output state	
1	X	0	0	0	Output disabled (no driven by the timer) CxOUT=0, Cx_EN=0	Output disabled (no driven by the timer) CxCOUT=0, CxCEN=0	
		0	0	1	Output disabled (no driven by the timer) CxOUT=0, Cx_EN=0	CxORAW + polarity, CxCOUT= CxORAW xor CxCP, CxCEN=1	
		0	1	0	CxORAW+ polarity CxOUT= CxORAW xor CxP Cx_EN=1	Output disabled (no driven by the timer) CxCOUT=0, CxCEN=0	
		0	1	1	CxORAW+polarity+dead- time, Cx_EN=1	CxORAW inverted+polarity+dead- time, CxCEN=1	
		1	0	0	Output disabled (no driven by the timer) CxOUT=CxP, Cx_EN=0	Output disabled (no driven by the timer) CxCOUT=CxCP, CxCEN=0	
		1	0	1	Off-state (Output enabled with inactive level) CxOUT=CxP, Cx_EN=1	CxORAW + polarity, CxCOUT= CxORAW xor CxCP, CxCEN=1	
		1	1	0	CxORAW + polarity, CxOUT= CxORAW xor CxP Cx_EN=1	Off-state (Output enabled with inactive level) CxCOUT=CxCP, CxCEN=1	
		1	1	1	CxORAW+ polarity+dead- time, Cx_EN=1	CxORAW inverted+polarity+dead- time, CxCEN=1	
0	0		0	0	Output disabled (no driven by the timer)	ner) (OUT=CxP, Cx_EN=0, (CEN=0; nt: after a dead-time, xCOUT=CxCIOS, assuming that do not correspond to CxOUT and	
	0		0	1	Asynchronously: CxOUT=C CxCOUT=CxCP, CxCEN=0;		
	0	-	1	0	If the clock is present: after		
	0	~	1	1			
	1		0	0	Off-state (Output enabled w	Off-state (Output enabled with inactive level) Asynchronously: CxOUT =CxP, Cx_EN=1, CxCOUT=CxCP, CxCEN=1;	
	1		0	1	CxCOUT=CxCP, CxCEN=1;		
	1		1	0	If the clock is present: after a dead-time, CxOUT=CxIOS, CxCOUT=CxCIOS, assuming that		
	1		1	1	CxCOUT active level.	CxIOS and CxCIOS do not correspond to CxOUT and CxCOUT active level.	



Note: If the two outputs of a channel are not used (CxEN = CxCEN = 0), CxIOS, CxCIOS, CxP and CxCP must be cleared.

Note: The state of the external I/O pins connected to the complementary CxOUT and CxCOUT channels depends on the CxOUT and CxCOUT channel state and the GPIO and the IOMUX registers.

14.3.4.10 TMR1 counter value (TMR1_CVAL)

Bit	Register	Reset value	Type	Description
Bit 15: 0	CVAL	0x0000	rw	Counter value

14.3.4.11 TMR1 division value (TMR1_DIV)

Bit	Register	Reset value	Type	Description
				Divider value The counter clock frequency fck_cnt = ftmr_clk / (DIV[15:
Bit 15: 0	DIV	0x0000	rw	0]+1). The value of this register is transferred to the actual prescaler register when an overflow event occurs.

14.3.4.12 TMR1 period register (TMR1_PR)

Bit	Register	Reset value	Туре	Description
Bit 15: 0	PR	0x0000	rw	Period value This defines the period value of the TMRx counter. The timer stops working when the period value is 0.

14.3.4.13 TMR1 repetition period register (TMR1_RPR)

Bit	Register	Reset value	Type	Description
Bit 15: 0	RPR	0x00	rw	Repetition of period value This field is used to reduce the generation rate of overflow events. An overflow event is generated when the repetition counter reaches 0.

14.3.4.14 TMR1 channel 1 data register (TMR1_C1DT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	C1DT	0x0000	rw	Channel 1 data register When the channel 1 is configured as input mode: The C1DT is the CVAL value stored by the last channel 1 input event (C1IN) When the channel 1 is configured as output mode: C1DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C1OBEN bit, and the corresponding output is generated on C1OUT as configured.

14.3.4.15 TMR1 channel 2 data register (TMR1_C2DT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	C2DT	0x0000	rw	Channel 2 data register When the channel 2 is configured as input mode: The C2DT is the CVAL value stored by the last channel 2 input event (C1IN) When the channel 2 is configured as output mode: C2DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C2OBEN bit, and the corresponding output is generated on C2OUT as configured.



14.3.4.16 TMR1 channel 3 data register (TMR1_C3DT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	C3DT	0x0000	rw	Channel 3 data register When the channel 3 is configured as input mode: The C3DT is the CVAL value stored by the last channel 3 input event (C1IN) When the channel 3 is configured as output mode: C3DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C3OBEN bit, and the corresponding output is generated on C3OUT as configured.

14.3.4.17 TMR1 channel 4 data register (TMRx_C4DT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	C4DT	0x0000	rw	Channel 4 data register When the channel 4 is configured as input mode: The C4DT is the CVAL value stored by the last channel 4 input event (C1IN) When the channel 3 is configured as output mode: C4DT is the value to be compared with the CVAL value. Whether the written value takes effective immediately depends on the C4OBEN bit, and the corresponding output is generated on C4OUT as configured.

14.3.4.18 TMR1 break register (TMR1_BRK)

Bit	Register	Reset value	Type	Description
				Output enable
Bit 15	OEN	0x0	rw	This bit acts on the channels as output. It is used to enable CxOUT and CxCOUT outputs.
				0: Disabled
				1: Enabled
				Automatic output enable
Bit 14	AOEN	0x0	rw	OEN is set automatically at an overflow event.
Dit 11	NOLIV	OXO	. **	0: Disabled
				1: Enabled
				Break input validity
Bit 13	BRKV	0x0	rw	This bit is used to select the active level of a break input.
				0: Break input is active low.
				1 Break input is active high. Break enable
Bit 12	BRKEN	0x0	rw	This bit is used to enable break input. 0: Break input is disabled.
				1: Break input is enabled.
				Frozen channel status when holistic output enable
				This bit acts on the channels that have complementary
				output. It is used to set the channel state when the timer
Bit 11	FCSOEN	0x0	rw	is inactive and OEN=1.
				0: CxOUT/CxCOUT outputs are disabled.
				1: CxOUT/CxCOUT outputs are enabled. Output inactive
				level.
				Frozen channel status when holistic output disable
				This bit acts on the channels that have complementary
				output. It is used to set the channel state when the timer
Bit 10	FCSODIS	0x0	rw	is inactive and OEN=0.
				0: CxOUT/CxCOUT outputs are disabled.
				1: CxOUT/CxCOUT outputs are enabled. Output idle
				level.
				Write protection configuration
D': 0 0	MDO	0.0		his field is used to enable write protection.
Bit 9: 8	WPC	0x0	rw	00: Write protection is OFF.
				01: Write protection level 3, and the following bits are write
				protected:



		·		TMRx_BRK: DTC, BRKEN, BRKV and AOEN
				TMRx_CTRL2: CxIOS and CxCIOS
				10: Write protection level 2. The following bits and all bits in leve 3 are write protected:
				TMRx_CCTRL: CxP and CxCP
				TMRx_BRK: FCSODIS and FCSOEN
				11: Write protection level 1. The following bits and all bits in level 2 are write protected:
				TMRx_CMx: C2OCTRL and C2OBEN
				Note: Once WPC>0, its content remains frozen until the next system reset.
				Dead-time configuration
				This field defines the duration of the dead-time insertation.
				The 3-bit MSB of DTC[7: 0] is used for function
D:+ 7. 0	DTC	0,400	W1 4 /	selection:
Bit 7: 0	DTC	0x00	rw	0xx: DT = DTC [7: 0] * TDTS
				10x: DT = (64+ DTC [5: 0]) * TDTS * 2
				110: DT = (32+ DTC [4: 0]) * TDTS * 8
				111: DT = (32+ DTC [4: 0]) * TDTS * 16

Note: Based on lock configuration, AOEN, BRKV, BRKEN, FCSODIS, FCSOEN and DTC[7:0] can all be write protected. Thus it is necessary to configure write protection when writing to the TMRx_BRK register for the first time.

14.3.4.19 TMR1 DMA control register (TMR1_DMACTRL)

Bit	Register	Reset value	Type	Description
Bit 15:13	Reserved	0x0	resd	Kept at its default value.
				DMA transfer bytes
				This field defines the number of DMA transfers:
D:4 40.0	DTD	0,00	m	00000: 1 byte 00001: 2 bytes
Bit 12:8	DTB	0x00	rw	00010: 3 bytes 00011: 4 bytes
				10000: 17 bytes 10001: 18 bytes
Bit 7:5	Reserved	0x0	resd	Kept at its default value.
Bit 4: 0	ADDR	0x00	rw	DMA transfer address offset ADDR is defined as an offset starting from the address of the TMRx_CTRL1 register: 00000: TMRx_CTRL1 00001: TMRx_CTRL2 00010: TMRx_STCTRL
Bit 4: 0	ADDR	0x00	rw	00000: TMRx_CTRL1 00001: TMRx_CTRL2

14.3.4.20 TMR1 DMA data register (TMR1_DMADT)

Bit	Register	Reset value	Type	Description
Bit 15: 0	DMADT	0x0000	rw	DMA data register A write/read operation to the DMADT register accesses any TMR register located at the following address: TMRx peripheral address + ADDR*4 to TMRx peripheral address + ADDR*4 + DTB*4

2023.08.02 Page 255 Rev 2.03



15 Window watchdog timer (WWDT)

15.1 WWDT introduction

The window watchdog downcounter must be reloaded in a limited time window to prevent the watchdog circuits from generating a system reset. The window watch dog is used to detect the occurrence of system malfunctions.

The window watchdog timer is clocked by a divided APB1_CLK. The presion of the APB1_CLK enables the window watchdog to take accurate control of the limited window.

15.2WWDT main features

- 7-bit downcounter
- If the watchdog is enabled, a system reset is generated when the value of the downcounter is less than 0x40 or when the downcounter is reloaded outside the window.
- The downcounter can be reloaded by enabling the counter interrupt.


15.3 WWDT functional overview

If the watchdog is enabled, a system reset is generated at the following contions:

When the 7-bit downcounter scrolls from 0x40 to 0x3F;

When the counter is reloaded while the 7-bit downcounter is greater than the value programmed in the window register.

Figure 15-1 Window watchdog block diagram



To prevent sytem reset, the counter must be reloaded only when its value is less than the value stored in the window register and greater than 0x40.

The WWDT counter is clocked by a divided APB1_CLK, with the division factor being defined by the DIV[1: 0] bit in the WWDT_CFG register. The counter value determines the maximum counter period before the watchdow generates a reset. The WIN[6: 0] bit can be used to configure the window value.

WWDT offers reload counter interrupt feature. If enabled, the WWDT will set the RLDF flag when the counter value reaches 0x40h, and an interrupt is generated accordingly. The interrupt service routine (ISTS) can be used to reload the counter to prevent a system reset. Note that if CNT[6]=0, setting the WWDTEN bit will generate a system reset, so the CNT[6] bit must be always set (CNT[6]=1) while writing to the WWDT_CTRL register to prevent the occurrence of an immediate reset once the window watchdog is enabled.

The formula to calculate the window watchdog time out:


 $T_{WWDT} = T_{PCLK1} \times 4096 \times 2^{DIV[1:0]} \times (CNT[5:0] + 1); (ms)$

Where: T_{PCLK1} refers to APB1 clock period, in ms.

Table 15-1 Minimum and maximum timeout value when PCLK1=72 MHz

Prescaler	Min. Timeout value	Max. Timeout value
0	56.5µs	3.64ms
1	113.5µs	7.28ms
2	227.5µs	14.56ms
3	455µs	29.12ms

Figure 15-2 Window watchdog timing diagram



15.4 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 core halted), the WWDT counter stops counting by setting the WWDT_PAUSE in the DEBUG module. Refer to Chapter 30.2 for more information.

15.5WWDT registers

These peripheral registers must be accessed by word (32 bits).

Table 15-2 WWDT register map and reset value

Register name	Offset	Reset value
WWDT_CTRL	0x00	0x7F
WWDT_CFG	0x04	0x7F
WWDT_STS	0x08	0x00

15.5.1 Control register (WWDT_CTRL)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
				Window watchdog enable
				0: Disabled
Bit 7	WWDTEN	0x0	rw1s	1: Enabled
				This bit is set by software, but can be cleared only after
				reset.
				Downcounter
Bit 6: 0	CNT	0x7F	rw	When the counter counts down to 0x3F, a reset is generated.



15.5.2 Configuration register (WWDT_CFG)

Bit	Register	Reset value	Type	Description
Bit 31: 10	Reserved	0x000000	resd	Kept at its default value.
				Reload counter interrupt
Bit 9	RLDIEN	0x0	rw	0: Disabled
				1: Enabled
				Clock division value
				00: PCLK1 divided by 4096
Bit 8: 7	DIV	0x0	rw	01: PCLK1 divided by 8192
				10: PCLK1 divided by 16384
				11: PCLK1 divided by 32768
				Window value
D:+ C. O	\A/INI	075		if the counter is reloaded while its value is greater than the
Bit 6: 0	WIN	0x7F	rw	window register value, a reset is generated. The counter
				must be reloaded between 0x40 and WIN[6: 0].

15.5.3 Status register (WWDT_STS)

Bit	Register	Reset value	Type	Description
Bit 31: 1	Reserved	0x0000 0000	resd	Kept at its default value.
				Reload counter interrupt flag
Bit 0	RLDF	0x0	rw0c	This flag is set when the downcounter reaches 0x40.
				'This bit is set by hardware and cleared by software.

2023.08.02 Page 258 Rev 2.03



16 Watchdog timer (WDT)

16.1 WDT introduction

The WDT is driven by a dedicated low-speed clock (LICK). Due to the lower clock accuracy of LICK, the WDT is best suited to the applications that have lower timing accuracy and can run independently outside the main application.

16.2WDT main features

- 12-bit downcounter
- The counter is clocked by LICK (can work in Stop and Standby modes)
- A system reset is generated under he following circumstances when the counter value is decremented to 0

16.3WDT functional overview

WDT enable:

Both software and hardware operations can be used to enable WDT. In other words, the WDT can be enabled by writing 0xCCCC to the WDT_CMD register; or when the user enables the hardware watchdog through user system data area, the WDT will be automatically enabled after power-on reset.

WDT reset:

When the counter value of the WDT counts down to 0, a WDT reset be generated. Thus the WDT_CMD register must be written with the value 0xAAAA at regular intervals to reload the counter value to avoid the WDT reset.

WDT write-protected:

The WDT_DIV and WDT_RLD registers are write-protected. Writing the value 0x5555 to the WDT_CMD register will unlock write protection. The update status of these two registers are indicated by the DIVF and RLDF bits in the WDT_STS register. If a different value is written to the WDT_CMD register, these two registers will be re-protected. Writing the value 0xAAAA to the WDT_CMD register also enables write protection.

WDT clock:

The WDT counter is clocked by the LICK. The LICK is an internal RC clock with a typical value of 40kHz, with its range falling between 30kHz and 60kHz. The timeout period is also within a certain range, so a margin should be taken into account when configuring timeout period. The LICK can be calibrated to obtain the WDT timeout with a relatively accuracy. Refer to Section 4.1.1 for details.








Table 16-1 WDT timeout period (LICK=40kHz)

Prescaler divider	DIV[2: 0] bits	Min.timeout (ms) RLD[11: 0] = 0x000	Max. timeout (ms) RLD[11: 0] = 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	(6 or 7)	6.4	26214.4

16.4 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 core halted), the WDT counter stops counting by setting the WDT_PAUSE in the DEBUG module.

16.5WDT registers

These peripheral registers must be accessed by words (32 bits).

Table 16-2 WDT register and reset value

Register name	Offset	Reset value
WDT_CMD	0x00	0x0000 0000
WDT_DIV	0x04	0x0000 0000
WDT_RLD	0x08	0x0000 0FFF
WDT_STS	0x0C	0x0000 0000

16.5.1 Command register (WDT_CMD)

(Reset in Standby mode)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	CMD	0x0000	wo	Command register 0xAAAA: Reload counter 0x5555: Unlock write-protected WDT_DIV and WDT_RLD 0xCCCC: Enable WDT. If the hardware watchdog has been enabled, ignore this operation.

16.5.2 Divider register (WDT_DIV)

Bit	Register	Reset value	Type	Description
Bit 31: 3	Reserved	0x0000 00000	resd	Kept at its default value.
				Clock division value
				000: LICK divided by 4
				001: LICK divided by 8
				010: LICK divided by 16
				011: LICK divided by 32
Bit 2: 0	DIV	0x0	m.,	100: LICK divided by 64
DIL 2. U	DIV	UXU	rw	101: LICK divided by 128
				110: LICK divided by 256
				111: LICK divided by 256
				The write protection must be unlocked in order to enable
				write access to the register. The register can be read only
				when DIVF=0.



16.5.3 Reload register (WDT_RLD)

(Reset in Standby mode)

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value.
Bit 11: 0	RLD	0xFFF	rw	Reload value The write protection must be unlocked in order to enable write access to the register. The register can be read only when RLDF=0.

16.5.4 Status register (WDT_STS)

(Reset in Standby mode)

Bit	Register	Reset value	Type	Description
Bit 31: 2	Reserved	0x0000 0000	resd	Kept at its default value.
				Reload value update complete flag
				0: Reload value update complete
Bit 1	RLDF	0x0	ro	1: Reload value update is in process.
				The reload register WDT_RLD can be written only when
				RLDF=0
				Division value update complete flag
				0: Division value update complete
Bit 0	DIVF	0x0	ro	1: Division value update is in process.
				The divider register WDT_DIV can be written only when
				DIVF=0



17 Enhanced real-time clock (ERTC)

17.1 ERTC introduction


The real-time clock provides a calendar clock function. The time and date can be modified by modifying the ERTC TIME and ERTC DATE register.

The ERTC module is in battery powered domain, which means that it keeps running and free from the influence of system reset and VDD power off as long as VBAT is powered.

17.2 ERTC main features

- Real-time calendar, two programmable alarms. Compensations for 28-, 29- (leap year), 30-, and 31-day months are performed. When the year register is a multiple of 4, it indicates a leap year
- Periodic auto-wakeup
- Reference clock detection
- 2x programmable tamper detection, supporting time stamp feature
- Supports fine and coarse calibration
- 20 x battery powered registers
- 5 x interrupts: alarm A/B, periodic auto-wakeup, tamper detection and time stamp
- Multiplexed function output, calibration clock output, alarm events or wakeup events
- Multiplexe function input, reference clock input, one-channel tamper detection and time stamp

Figure 17-1 ERTC block diagram





17.3 ERTC function overview

17.3.1 ERTC clock

ERTC clock source (ERTC_CLK) is selected via clock controller from a LEXT, LICK, and divided HEXT (selected through the ERTCSEL[1: 0] bit in the CRM_BPDC register).

The ERTC embeds two dividers: A and B, programmed by the DIVA[6: 0] and DIVB[14: 0] respectively. It is recommended that the DIVA is configured to a higher value in order to minimum power consumption. After being divided by prescaler A and B, the ERTC_CLK generates ck_a and ck_b clocks, respectively. The ck_a is used for subseond update, while the ck_b is usd for calendar update and periodic autowakeup. The clock frequencys of ck a and ck b can be obtained from thef following equation:

$$\begin{aligned} \textbf{F}_{\text{ck_a}} &= \frac{f_{\text{ERTC_CLK}}}{\text{DIVA} + 1} \\ \textbf{F}_{\text{ck_b}} &= \frac{f_{\text{ERTC_CLK}}}{(\text{DIVB} + 1) \text{ x (DIVA} + 1)} \end{aligned}$$

To obtain ck_b with frequency of 1 Hz, DIVA=127, DIVB=255, and 32.768 kH LEXT should be used. This ck b is then used for calendar update.

17.3.2 ERTC initialization

ERTC register write protection

After a power-on reset, all ERTC registers are write protected. Such protection mechanism is not affected by the system reset. Write access to the ERTC registers (except the ERTC_STS[14: 8], ERTC_TAMP and ERTC_BPRx registers) can be enabled by unlocking it.

To unlick the write protection of ERTC registers, the steps below should be respected:

- 1. Enable power interface clock by setting PWCEN=1 in the CRM APB1EN register
- Unlock write protection of the battery powered domain by setting BPWEN=1 in the PWC_CTRL register
- 3. Write 0xCA and 0x53 to the ERTC_WP register in sequence. Wrting an incorrect key will activate the write protection again.

Table 17-1 lists the ERTC registers that can be configured only after the write protection is unlocked and when the initialization mode is entered.

Table 17-1 ERTC register map and reset values

Register	ERTC_WP enabled	Whether to enter initilization mo	de Others
ERTC_TIME	Υ	Υ	-
ERTC_DATE	Υ	Υ	-
ERTC_CTRL	Υ	Bit 7, 6 and 4 only	-
ERTC_STS	Y, except [14: 8]	-	-
ERTC_DIV	Υ	Υ	-
ERTC_WAT	Υ	N	Configurable when WATWF=1
ERTC_ALA	Υ	N	Configurable when ALAWF =1
ERTC_ALB	Υ	N	Configurable when ALAWF =1
ERTC_WP			
ERTC_SBS	-	-	-
ERTC_TADJ	Υ	N	Configurable when TADJF=0



ERTC_TSTM	-	-	-
ERTC_TSDT	-	-	-
ERTC_TSSBS	-	-	-
ERTC_SCAL	Y	N	Configurable when CALUPDF=0
ERTC_TAMP	N	N	-
ERTC_ALASBS	Y	N	Configurable when ALAWF =1
ERTC_ALASBS	Y	N	Configurable when ALBWF =1
ERTC_BPRx	N	N	-

Clock and calendar initialization

After the register write protection is unlocked, follow the procedure below for clock and calendar initialization:

- 1. Set the IMEN bit to enter initialization mode
- 2. Wait until the initialization flag INITF bit is set
- 3. Configure DIVB and DIVA.
- 4. Configure the clock and calendar values.
- 5. Leave the initialization mode by clearing the IMEN bit. Wait until the UPDF bit is set, indicating the completion of the calendar update. The calendar starts counting.

The ERTC also allows the fine-tuning for daylight saving time and clock.

Daylight saving time feature: It is used to increase (ADD1H=1) or decrease (DEC1H=1) one hour in the calendar, without completing the whole initialization process.

Clock calibration: It is used for the fine calibration of the current clock. If only DECSBS[14: 0] is configured, the value will be added to the DIVB counter and a clock latency will be generated. If only ADD1S bit is set, the current clock will increase by one second. If both DECSBS[14: 0] and ADDIS bit are configured, the clock will increase by a fraction of a second.

Time latency (ADD1S=0): DECSBS/(DIVB+1)

Time advance (ADD1S=1): 1-(DECSBS/(DIVB+1)

Note: To avoid subsecond overflow, SBS[15]=0 must be asserted before setting the ERTC_TADJ register. Reference clock detection and coarse digital calibration cannot be used at the same time. Thus when RCDEN=1, coarse digital calibration is not supported.

Reading the calendar

The ERTC offers two different ways to read the calender, that is, synchronous read (DREN=0) and asynchronous read (DREN=1).

In the case of DREN=0, the clock and calendar values can be obtained by reading a synchronous shadow register via the PCLK1. The UPDF bit is set each time the shadow register is synchronized with the ERTC calendar value located in the battery powered domain. The synchronization is performed every two ERTC_CLK. The shadow register is reset by a system reset. To ensure consistency between the 3 values (ERTC_SBS, ERTC_TIME and ERTC_DATE registers), reading lower-order registers will lock the values in the higher-order registers until the ERTC_DATE register is read. For example, reading the ERTC_SBS register will lock the values in the ERTC_TIME and ERTC_DATE registers.

In the case of DREN=1, the ERTC will perform direct read access to the ERTC clock and calendar located in the battery powered domain with the PCLK1, avoiding the occurrence of errors caused by time synchronization. In this mode, the UPDF flag is cleared by hardware. To ensure the data is correct when reading clock and calendar, the software must read the clock and calendar registers twice, and compare the results of two read operations. If the result is not aligned, read again until that the results of two read accesses are consistent. Besides, it is also possible to compare the least significant bits of the two read operations to determine their consistency.



Note: In Standby and Deepsleep modes, the current calendar values are not copied into the shadow registers. When waking up from these two modes, UPDF=0 must be asserted, and then wait until UPDF=1, to ensure that the latest calendar value can be read. In synchronous read (DREN=0) mode, the frequency of the PCLK1 must be at least seven times the ERTC_CLK frequency. In asynchronous read (DREN=1), an additional APB cycle is required to complete the read operations of the calendar register.

Alarm clock initialization

The ERTC contains two programmable alarm clocks: alarm clock A and alarm clock B, and their respective interrupts.

The alarm clock value is programmed with the ERTC_ALASBS/ERTC_ALA (ERTC_ALBSBS/ERTC_ALB). When the programmed alarm value matches the calendar value, an alarm event is generated if an alarm clock is enabled. The MASKx bit can be used to selectively mask calendar fields. The calendar fields, which are masked, are not allocated with an alarm clock.

To configure the alarm clocks, the following steps should be respected:

- 1. Disable alarm clock A or alarm clock B (by setting ALAEN=0 or ALBEN=0)
- 2. Wait until the ALAWF or ALBWF bit is set to enable write access to the alarm clock A or B
- Configure alarm clock A or B registers (ERTC_ALA/ERTC_ALASBS and ERTC_ALB/ERTC_ALBSBS)
- 4. Enable alarm clock A or B by setting ALAEN=1 or ALBEN=1

Note: If MASK1=0 in the ERTC_ALA or ERTC_ALB, the alarm clock can work normally only when the DIVB value is at least equal to 3.

17.3.3 Periodic automatic wakeup

Periodica automatic wakeup unit is used to wake up ERTC from low power consumption modes automatically. The period is programmed with the VAL[15: 0] bi (When WATCLK[2]=1, it is extended to 17 bits, and the wakeup counter value is VAL+2¹⁶). When the wakeup counter value drops from the VAL to zero, the WATF bit is set, and a wakeup event is generated, with the wakeup counter being reloaded with the VAL value. An interrupt is also generated if a periodic wakeup interrupt is enabled.

The WATCLK[2: 0] bit can be used to select a wakeup timer clock, including ERTC_CLK/16, ERTC_CLK/8, ERTC_CLK/4, ERTC_CLK/2 and ck_b (usually 1Hz). The cooperation betwee wakeup timer clocks and wakeup counter values enable users to adjust the wakeup period freely.

To enable a periodic automatic wakeup, the following steps should be respected:

- 1. Disable a periodic automatic wakeup by setting WATEN=0
- 2. Wait until WATWF=1 to enable write access to the wakeup reload timer and WATCLK[2: 0]
- 3. Configure the wakeup timer counter value and wakeup timer through VAL[15: 0] and WATCLK[2: 0] bits
- 4. Enable a timer by setting WATEN=1

Note: A wakeup timer is not affected by a system reset and low power consumption modes (Sleep, Deepsleep and Standby modes)

Note: In debug mode, if the ERTC_CLK is selected as wakeup clock, the counter which is used for periodic wakeup works normally.

17.3.4 ERTC calibration

Two calibration methods are available: coarse and fine calibration. But the two calibration methods cannot be used together.

Coarse digital calibration:

Coarse digital calibration can be used to advance or delay the calendar updates by increasing or decreasing ck a cycles.

When positive calibration is enabled (CALDIR=0), 2 ck_a cycles are added every minute (around 15360 ck_a cycles) for the first 2xCALVAL minutes of the 64-minute cycle. This causes the calendar to be updated sooner.

When negative calibration is enabled (CALDIR=1), 1 ck_a cycle is ignored every minute (around ck_a



cycles) for the first 2xCALVAL minutes of the 64-minute cycle. This causes the calendar to be updated later

Note: Coarse digital calibration can work correctly only when the DIVA is 6 or above.

Smooth digital calibration:

Smooth digital calibration has a higher and well-distributed performance than the coarse digital calibration. The calibration is performed by increasing or decreasing ERTC CLK in an evenly manner.

The smooth digital calibration period is around 2²⁰ ERTC_CLK (32 seconds) when the ERTC_CLK is 32.768 kHz. The DEC[8: 0] bit specifies the number of pulses to be masked during the 220 ERTC_CLK cycles. A maximum of 511 pulses can be removed. When the ADD is set, 512 pulses can be inserted during the 2²⁰ ERTC_CLK cycles. When DEC[8: 0] and ADD are sued together, a deviation ranging from -511 to +512 ERTC_CLK cycles can be added during the 2²⁰ ERTC_CLK cycles.

The effective calibrated frequency (F_{SCAL)}:

F_{SCAL} = F_{ERTC_CLK} × [1 +
$$\frac{ADD \times 512 - DEC}{2^{20} + DEC - ADD \times 512}$$
]

When the divider A is less than 3, the calibration operates as if ADD was equal to 0. The divider B value should be reduced so that each second is accelerated by 8 ERTC_CLK cycles, which means that 256 ERTC_CLK cycles are added every 32 seconds. When DEC[8: 0] and ADD are sued together, a deviation ranging from -255 to +256 ERTC_CLK cycles can be added during the 2²⁰ ERTC_CLK cycles. At this point, the effective calibrated frequency (F_{SCAL})

F_{SCAL} = F_{ERTC_CLK} × [1 +
$$\frac{256 - DEC}{2^{20} + DEC - 256}$$
]

It is also possible to select 8 or 16-second digital calibration period through the CAL8 and CAL16 bits. The 8-second period takes priority over 16-second. In other words, when both 8-second and 16-second are enabled, 8-second calibration period prevails.

The CALUPDF flag in the ERTC indicates the calibration status. During the configuration of ERTC_SCAL registers, the CALUPDF bit is set, indicating that the calibration value is being updated; Once the calibration value is successfully applied, this bit is cleared automatically, indicating the completion of the calibration value update.

17.3.5 Reference clock detection

The calendar update can be synchronized (not used in low-power modes) to a reference clock (usually the mains 50 or 60 Hz) with a higher precision. This referece clock is used to calibrate the precision of the calendar update frequency (1 Hz)

When it is enabled, the reference clock edge detection is performed during the first 7 ck_a periods around each of the calendar updtes. When detected, the edge is used to update calendar values, and 3 ck_a periods are used for subsequent calendar updates. Each time the reference clock edge is detected, the divider A value is forced to reload, making the reference clock and the 1 Hz clock are aligned. If the 1 Hz clock has a slight shift, a more accurate reference clock can be used to fine-tune the 1 Hz clock so that it is aligned with the reference clock. If no reference clock edge is detected, the calendar is updated based on ERTC's original clock source.

Note: Once the reference clock detection is enabled, the DIVA and DIVB must be kept at its respective reset value (0x7F and 0xFF respectively). The clock synchronization cannot be used in conjunction with the coarse digital calibration.

17.3.6 Time stamp

When time stamp event is detected on the tamper pin (valid edge is detected), the current calendar value will be stored to the time stamp register.

When a time stamp event occurs, the time stamp flag bit (TSF) in the ERTC_STS register will be set. If a new time stamp event is detected when time stamp flag (TSF) is already set, then the time stamp overflow flag (TSOF) will be set, but the time stamp registers will remain the result of the last event. By setting the TSIEN bit, an interrupt can be generated when a time stamp event occurs.

Usage of time stamp:

1. How to enable time stamp when a valid edge is detected on a tamper pin



- Select a time stamp in by setting the TSPIN bit
- Select a rising edge or falling edge to trigger time stamp by setting the TSEDG bit
- Enable time stamp by setting TSEN=1
- 2. How to save time stamp on a tamper event
- Configure tamper detection registers
- Enable tamper detection time stamp by setting TPTSEN=1

Note: The TSF bit will be set after two ck_a cycles following a time stamp event. It is suggested that users poll TSOF bit when the TSF is set.

17.3.7 Tamper detection

The ERTC has one tamper detection mode: TAMP1. It can be configured as a level detection with filter or edge detection. TAMP1 can select either ERTC_MUX.

The TP1F will be set when a valid tamper event is detected. An interrupt will also be generated if a tamper detection interrupt is enabled. If the TPTSEN bit is already set, a time stamp event will be generated accordingly. Once a tamper event occurs, the battery powered registers will be reset so as to ensure data security in the battery powered domain.

How to configure edge detection

- 1. Select edge detection by setting TPFLT=00, and select a valid edge (TP1EDG)
- 2. According to your needs, configure whether to activiate a time stamp on a tamer event (TPTSEN=1)
- According to your needs, enable a tamper detection interrupt (TPIEN=1)
- 4. Enable TAMP1 (setting TP1EN=1)

How to configure evel detection with filter

- 1. Select level detection with filter, and valid level sampling times (TPFLT±00)
- 2. Select tamper detection valid level (TP1EDG)
- 3. Select tamper detection sampling frequency (through the TPFREQ bit)
- 4. According to your needs, enable tamper detection pull-up (setting TPPU=1). When TPPU=1 is asserted, tamper detection pre-charge time must be configured through the TPPR bit
- 5. According to your needs, configure whether to activiate a time stamp on a tamper event (TPTSEN=1)
- 6. According to your needs, enable a tamper interrupt (TPIEN=1)
- 7. Enable TMAP1 by setting TP1EN=1.

In the case of edge detection mode, the following two points deserve our attention:

- 1. If a rising edge is configured to enable tamper detection, and the tamper detection pin turns to high level before tamper detection is enabled, then a tamper event will be detected right after the tamper detection is enabled;
- 2. If a falling edge is configured to enable tamper detection, and the tamper detection pin turns to low level before tamper detection is enabled, then a tamper event will be detected right after the tamper detection is enabled.

Note: The TSF bit will be set after two ck_a cycles following a time stamp event. It is suggested that users poll TSOF bit when the TSF is set.

17.3.8 Multiplexed function output

ERTC provides a set of multiplexed function output for the following events:

- 1. Clocks calibrated (OUTSEL=0 and CALOEN=1)
- Output 512Hz (CALOSEL=0)
- Output 1Hz (CALOSEL=1)
- 2. Alarm clock A (OUTSEL=1)
- 3. Alarm clock B (OUTSEL=2)
- 4. Wakeup events (OUTSEL=3)

When alarm clock or wakeup events are selected (OUTSEL≠0), it is possible to select output type (open-

drain or push-pull) with the OUTTYPE bit, and output polarity with the OUTP bit.

17.3.9 ERTC wakeup

ERTC can be woken up by alarm clocks, periodic auto wakeup, time stamps or tamper events. To enable an ERTC interrupt, configure as follows:

- 1. Configure the EXINT line corresponding to ERTC interrupts as an interrupt mode and enable it, and select a rising edge
- 2. Enable a NVIC channel corresponding to ERTC interrupts
- 3. Eanble an ERTC interrupt

Table 17-2 lists the ERTC clock sources, events and interrupts that are able to wakeup low-power modes.

Table 17-2 ERTC low-power mode wakeup

Clock sources	Events	Wake up Sleep	Wake Deepsleep	^{up} Wakeup Standby
	Alarm clock A	$\sqrt{}$	×	×
	Alarm clock B	$\sqrt{}$	×	×
HEXT	Periodic automatic wakeup	\checkmark	×	×
	Time stamp	V	×	×
	Tamper event	V	×	×
	Alarm clock A	V	$\sqrt{}$	$\sqrt{}$
	Alarm clock B	V	$\sqrt{}$	$\sqrt{}$
LICK	Periodic automatic wakeup	\checkmark	$\sqrt{}$	\checkmark
	Time stamp	V	$\sqrt{}$	V
	Tamper event	V	$\sqrt{}$	V
	Alarm clock A	V	$\sqrt{}$	V
	Alarm clock B	V	$\sqrt{}$	V
LEXT	Periodic automatic wakeup	√	V	√
	Time stamp	V	$\sqrt{}$	$\sqrt{}$
	Tamper event	V	V	V

Table 17-3 Interrupt control bits

Interrupt even	ts	Event flag	Interrupt enable bit	EXINT line
Alarm clock A		ALAF	ALAIEN	17
Alarm clock B		ALBF	ALBIEN	17
Periodic wakeup	automatic	WATF	WATIEN	22
Time stamp		TSF	TSIEN	21
Tamper event		TP1F/TP2F	TPIEN	21

17.4ERTC registers

These peripheral registers must be accessed by words (32 bits). ERTC registers are 16-bit addressable registers.

Table 17-4 ERTC register map and reset values

Register name	Offset	Reset value
ERTC_TIME	0x00	0x0000 0000
ERTC_DATE	0x04	0x0000 2101
ERTC_CTRL	0x08	0x0000 0000
ERTC_STS	0x0C	0x0000 0007
ERTC_DIV	0x10	0x007F 00FF
ERTC_WAT	0x14	0x0000 FFFF
ERTC_CCAL	0x18	0x0000 0000



ERTC_ALA	0x1C	0x0000 0000
ERTC_ALB	0x20	0x0000 0000
ERTC_WP	0x24	0x0000 0000
ERTC_SBS	0x28	0x0000 0000
ERTC_TADJ	0x2C	0x0000 0000
ERTC_TSTM	0x30	0x0000 0000
ERTC_TSDT	0x34	0x0000 000D
ERTC_TSSBS	0x38	0x0000 0000
ERTC_SCAL	0x3C	0x0000 0000
ERTC_TAMP	0x40	0x0000 0000
ERTC_ALASBS	0x44	0x0000 0000
ERTC_ALBSBS	0x48	0x0000 0000
ERTC_BPRx	0x50-0x9C	0x0000 0000

17.4.1 ERTC time register (ERTC_TIME)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Kept at its default value.
_				AM/PM
				0: AM
Bit 22	AMPM	0x0	rw	1: PM
				Note: This bit is applicable for 12-hr format only. It is 0 for 24-hr format instead.
Bit 21: 20	HT	0x0	rw	Hour tens
Bit 19: 16	HU	0x0	rw	Hour units
Bit 15	Reserved	0x0	resd	Kept at its default value.
Bit 14: 12	MT	0x0	rw	Minute tens
Bit 11: 8	MU	0x0	rw	Minute units)
Bit 7	Reserved	0x0	resd	Kept at its default value.
Bit 6: 4	ST	0x0	rw	Second tens
Bit 3: 0	SU	0x0	rw	Second units

17.4.2 ERTC date register (ERTC_DATE)

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value.
Bit 23: 20	YT	0x0	rw	Year tens
Bit 19: 16	YU	0x0	rw	Year units
				Week day
				0: Forbidden
				1: Monday
				2: Tuesday
Bit 15: 13	WK	0x1	rw	3: Wednesday
				4: Thursday
				5: Friday
				6: Saturday
				7: Sunday
Bit 12	MT	0x0	rw	Month tens
Bit 11: 8	MU	0x1	rw	Month units
Bit 7: 6	Reserved	0x0	resd	Kept at its default value.
Bit 5: 4	DT	0x0	rw	Date tens



Bit 3: 0 DU 0x1 rw Date units



17.4.3 ERTC control register (ERTC_CTRL)

Bit	Dogiotor	Reset value	Tuno	Description
	Register		Type	Description Very et its default value
Bit 31: 24	Reserved	0x00	resd	Kept at its default value.
Bit 23	CALOEN	0x0	rw	Calibration output enable 0: Calibration output disabled
DIL 23	CALCEN	UXU	I VV	1: Calibration output disabled
				Output source selection
				00: Output source disabled
Bit 22: 21	OUTSEL	0x0	r) A/	01: Alarm clock A
DIL 22. 21	OUTSEL	UXU	rw	10: Alarm clock B
				11: Wakeup events
				Output polarity
Bit 20	OUTP	0x0	rw	0: High
Dit 20	0011	OXO	1 44	1: Low
-				Calibration output selection
Bit 19	CALOSEL	0x0	rw	0: 512Hz
Dit 15	ONLOGE	OXO	1 44	1: 1Hz
				Battery powered domain data register
				This bit in the battery powered domain is not affected by a
Bit 18	BPR	0x0	rw	system reset. It is used to store the daylight saving time
				change or others that need to be saved permanently.
				Decrease 1 hour
				0: No effect
				1: Subtract 1 hour
Bit 17	DEC1H	0x0	WO	Note: This bit is applicable only when the current hour is not
				0. The next second takes effect when this bit is set (don't set
				this bit when the hour is being incremented)
				Add 1 hour
				0: No effect
Bit 16	ADD1H	0x0	wo	1: Add 1 hour
				Note: The next second takes effect when this bit is set (don't
				set this bit when the hour is being incremented)
				Timestamp interrupt enable
Bit 15	TSIEN	0x0	rw	0: Timestamp interrupt disabled
				1: Timestamp interrupt enabled
_				Wakeup timer interrupt enable
Bit 14	WATIEN	0x0	rw	0: Wakeup timer interrupt disable
				1: Wakeup timer interrupt enabled
				Alarm B interrupt enable
Bit 13	ALBIEN	0x0	rw	0: Alarm B interrupt disabled
				1: Alarm B interrupt enabled
_				Alarm A interrupt enable
Bit 12	ALAIEN	0x0	rw	0: Alarm A interrupt disabled
				1: Alarm A interrupt enabled
				Timestamp enable
Bit 11	TSEN	0x0	rw	0: Timestamp disabled
				1: Timestamp enabled
				Wakeup timer enable
Bit 10	WATEN	0x0	rw	0: Wakeup timer disabled
				1: Wakeup timer enabled
				Alarm B enable
Bit 9	ALBEN	0x0	rw	0: Alarm B disabled
				1: Alarm B enabled
				Alarm A enable
Bit 8	ALAEN	0x0	rw	0: Alarm A disabled
				1: Alarm A enabled
				Coarse calibration enable
Bit 7	CCALEN	0x0	rw	0: Coarse calibration disabled
	, <u></u> .	-		1: Coarse calibration enabled
				Hour mode
Bit 6	НМ	0x0	rw	0: 24-hour format
.		3,10		1: 12-hour format
Bit 5	DREN	0x0	rw	Date/time register direct read enable
		3/10		



				0: Date/time register direct read disabled. ERTC_TIME, ERTC_DATE and ERTC_SBS values are taken from the
				synchronized registers, which are updated once every two ERTC CLK cycles
				1: Date/time register direct read enabled. ERTC_TIME,
				ERTC_DATE and ERTC_SBS values are taken from the
				battery powered domain.
				Reference clock detection enable
Bit 4	RCDEN	0x0	rw	0: Reference clock detection disabled
				1: Reference clock detection enabled
				Timestamp trigger edge
Bit 3	TSEDG	0x0	rw	0: Rising edge
				1: Falling edge
				Wakeup timer clock selection
				000: ERTC_CLK/16
				001: ERTC_CLK/8
				010: ERTC_CLK/4
Bit 2: 0	WATCLK	0x0	rw	011: ERTC_CLK/2
		07.0		10x: ck_a
				11x: ck_a is selected. 2 ¹⁶ is added to the wakeup counter
				value, and wakeup time =ERTC_WAT+2 ¹⁶ .
				Note: The write access to this field is supported when
				WATEN=0 and WATWF=1.

17.4.4 ERTC initialization and status register (ERTC_STS)

Bit	Register	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value.
				Calibration value update complete flag
				0: Calibration value update is complete
				1: Calibration value update is in progress
Bit 16	CALUPDF	0x0	ro	This bit is automatically set when software writes to the
DIL 10	CALUPDE	UXU	ro	ERTC_SCAL register. It is automatically cleared when a
				new calibration value is taking into account. When this bit is
				set, the write access to the ERTC_SCAL register is not
				allowed.
Bit 15: 14	Reserved	0x0	resd	Kept at its default value.
				Tamper detection 1 flag
Bit 13	TP1F	0x0	rw0c	0: No tamper event
				1: Tamper event occurs
				Timestamp overflow flag
				0: No timerstamp overflow
Bit 12	TSOF	0x0	rw0c	1: Timestamp overflow occurs
				If a new time stamp event is detected when time stamp flag
				(TSF) is already set, this bit will be set by hardware.
				Timestamp flag
				0: No timestamp event
				1: Timestamp event occurs
Bit 11	TSF	0x0	rw0c	It is recommended to double check the TSOF flag after
				reading a timestamp and clearing the TSF. Otherwise, a new
				timestamp event may be detected while clearing the TSF. Note: The clearing operation of this bit takes effect after two
				APB_CLK cycles.
				Wakeup timer flag
				0: No wakeup timer event
Bit 10	WATF	0x0	rw0c	1: Wakeup timer event occurs
Dit 10	VV/ (11	OAO	1000	Note: The clearing operation of this bit takes effect after two
				APB_CLK cycles.
				Alarm clock B flag
				0: No alarm clock event
Bit 9	ALBF	0x0	rw0c	1: Alarm clock event occurs
				Note: The clearing operation of this bit takes effect after two
				APB_CLK cycles.
D:4 0	A1 AE	00		Alarm clock A flag
Bit 8	ALAF	0x0	rw0c	0: No alarm clock event



				1: Alarm clock event occurs
				Note: The clearing operation of this bit takes effect after two
				APB_CLK cycles.
				Initialization mode enable
D:: -	15.455.1	2.2		0: Initialization mode disabled
Bit 7	IMEN	0x0	rw	1: Initialization mode enabled
				When an intitalization mode is entered, the calendar stops
				running.
				Enter initialization mode flag
				0: Initialization mode is not entered
Bit 6	IMF	0x0	ro	1: Initialization mode is entered
				The ERTC_TIME, ERTC_DATE and ERTC_DIV registers
				can be modified only when an initialization mode is enabled
				(INITEN=1) and entered (INITEF=1).
				Calendar update flag
				0: Calendar update is in progress
D:4 F	LIDDE	00	0 -	1: Calendar update is complete
Bit 5	UPDF	0x0	rw0c	The UPDF bit is set each time the shadow register is
				synchronized with the ERTC calendar value located in the
				battery powered domain. The synchronization is performed every two ERTC_CLK.
				Calendar initialization flag
				0: Calendar has not been initialized
Bit 4	INITE	0x0	ro	1: Calendar has been initialized
Dit i		OAO	.0	This bit is set when the calendar year filed (ERTC_DATE) is
				different from 0. It is cleared when the year is 0.
-				Time adjustment flag
				0: No time adjustment
				1: Time adjustment is in progress
Bit 3	TADJF	0x0	ro	This bit is automatically set when a write access to the
				ERTC_TADJ register is performed. It is automatically
				cleared at the end of time adjustment.
				Wakeup timer register allows write flag
Bit 2	WATWF	0x1	ro	0: Wakeup timer register configuration not allowed
				1: Wakeup timer register configuration allowed
				Alarm B register allows write flag
Bit 1	ALBWF	0x1	ro	0: Alarm B register write operation not allowed
				1: Alarm B register write operation allowed
				Alarm A register allows write flag
Bit 0	ALAWF	0x1	ro	0: Alarm A register write operation not allowed
-			-	1: Alarm A register write operation allowed
				3

17.4.5 ERTC divider register (ERTC_DIV)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Kept at its default value.
Bit 22: 16	DIVA	0x7F	rw	Diveder A
Bit 15	Reserved	0x0	resd	Kept at its default value.
Bit 14: 0	DIVB	B 0x00FF	rw	Diveder B
DIL 14. U	סועט			Calendar clock = ERTC_CLK/((DIVA+1)x(DIVB+1))

17.4.6 ERTC wakeup timer register (ERTC_WAT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	VAL	0xFFFF	rw	Wakeup timer reload value



17.4.7 ERTC coarse calibration register (ERTC_CCAL)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
				Calibration direction
Bit 7	CALDIR	0x0	rw	0: Positive calibration
				1: Negative calibration
Bit 6: 5	Reserved	0x0	resd	Kept at its default value.
				Calibration value
				Positive calibration
				00000: +0 ppm
				00001: +4 ppm
				00010: +8 ppm
D:4 4. 0	CA11/A1	000		Calibration direction 0: Positive calibration 1: Negative calibration d Kept at its default value. Calibration value Positive calibration 00000: +0 ppm 00001: +4 ppm
Bit 4: 0	CALVAL	0x00	rw	Negative calibration
				00000: -0 ppm
				00001: -2 ppm
				00010: -4 ppm
				11111: - 63 ppm

17.4.8 ERTC alarm clock A register (ERTC_ALA)

Bit	Register	Reset value	Type	Description
				Date/week day mask
Bit 31	MASK4	0x0	rw	0: Date/week day is not masked
				1: Alarm clock doesn't care about date/week day
				Date/week day select
Bit 30	WKSEL	0x0	rw	0: Date
				1: Week day (DT[1: 0] is not used)
Bit 29: 28	DT	0x0	rw	Date tens
Bit 27: 24	DU	0x0	rw	Date/week day units
				Hour mask
Bit 23	MASK3	0x0	rw	0: No hour mask
				1: Alarm clock doesn't care about hours
				AM/PM
				0: AM
Bit 22	AMPM	0x0	rw	1: PM
				Note: This bit is applicable for 12-hour format only. It is 0 for
				24-hour format.
Bit 21: 20	HT	0x0	rw	Hour tens
Bit 19: 16	HU	0x0	rw	Hour units
				Minute mask
Bit 15	MASK2	0x0	rw	0: No minute mask
				1: Aarm clock doesn't care about minutes
Bit 14: 12	MT	0x0	rw	Minute tens
Bit 11: 8	MU	0x0	rw	Minute units
				Second mask
Bit 7	MASK1	0x0	rw	0: No second mask
				Alarm clock doesn't care about secondds
Bit 6: 4	ST	0x0	rw	Second tens
Bit 3: 0	SU	0x0	rw	Second units



17.4.9 ERTC alarm clock B register (ERTC_ALB)

Bit	Register	Reset value	Type	Description
				Date/week day mask
Bit 31	MASK4	0x0	rw	0: Date/week day is not masked
				1: Alarm clock doesn't care about date/week day
'				Date/week day select
Bit 30	WKSEL	0x0	rw	0: Date
				1: Week day (DT[1: 0] is not used)
Bit 29: 28	DT	0x0	rw	Date tens
Bit 27: 24	DU	0x0	rw	Date/week day units
				Hour mask
Bit 23	MASK3	0x0	rw	0: No hour mask
				1: Alarm clock doesn't care about hours
'				AM/PM
				0: AM
Bit 22	AMPM	0x0	rw	1: PM
				Note: This bit is applicable for 12-hour format only. It is 0 for
				24-hour format.
Bit 21: 20	HT	0x0	rw	Hour tens
Bit 19: 16	HU	0x0	rw	Hour units
				Minute mask
Bit 15	MASK2	0x0	rw	0: No minute mask
				1: Aarm clock doesn't care about minutes
Bit 14: 12	MT	0x0	rw	Minute tens
Bit 11: 8	MU	0x0	rw	Minute units
				Second mask
Bit 7	MASK1	0x0	rw	0: No second mask
				Alarm clock doesn't care about secondds
Bit 6: 4	ST	0x0	rw	Second tens
Bit 3: 0	SU	0x0	rw	Second units

17.4.10 ERTC write protection register (ERTC_WP)

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value
				Command register
Bit 7: 0	CMD	0x00	wo	All ERTC register write protection is unlocked by writing 0xCA and 0x53. Writing any other value will re-activate write protection.

17.4.11 ERTC subsecond register (ERTC_SBS)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value
				Sub-second value
Bit 15: 0	SBS	0x0000	ro	Subsecond is the value in the DIVB counter. Clock frequency = ERTC_CLK/(DIVA+1)

17.4.12ERTC time adjustment register (ERTC_TADJ)

Bit	Register	Reset value	Type	Description
				Add 1 second
				0: No effect
Bit 31	ADD1S	0x0	wo	1: Add one second
				This bit can be written only when TADJF=0. It is intended to be used with DECSBS in order to fine-tune the time.
Bit 30: 15	Reserved	0x0000	resd	Kept at its default value
				DECSBS[14: 0]: Decrease sub-second value
Bit 14: 0	DECSBS	0x0000	WO	Delay (ADD1S=0): Delay = DECSBS/(DIVB+1)
				Advance (ADD1S=1) : Advance =1-(DECSBS/(DIVB+1))

17.4.13 ERTC time stamp time register (ERTC_TSTM)

Bit	Register	Reset value	Type	Description
Bit 31: 23	Reserved	0x000	resd	Kept at its default value
				AM/PM
				0: AM
Bit 22	AMPM	0x0	ro	1: PM
				Note: This bit is applicable for 12-hour format only. It is 0 for
				24-hour format.
Bit 21: 20	HT	0x0	ro	Hour tens
Bit 19: 16	HU	0x0	ro	Hour units
Bit 15	Reserved	0x0	resd	Kept at its default value
Bit 14: 12	MT	0x0	ro	Minute tens
Bit 11: 8	MU	0x0	ro	Minute units
Bit 7	Reserved	0x0	resd	Kept at its default value
Bit 6: 4	ST	0x0	ro	Second tens
Bit 3: 0	SU	0x0	ro	Second units

Note: The content of this register is valid only when the TSF is set in the ERTC_STS register. It is cleared when TSF bit is reset.

17.4.14ERTC time stamp date register (ERTC_TSDT)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value
Bit 15: 13	WK	0x0	ro	Week day
Bit 12	MT	0x0	ro	Month tens
Bit 11: 8	MU	0x0	ro	Month units
Bit 7: 6	Reserved	0x0	resd	Kept at its default value
Bit 5: 4	DT	0x0	ro	Date tens
Bit 3: 0	DU	0x0	ro	Date units

Note: The content of this register is valid only when the TSF is set in the ERTC_STS register. It is cleared when TSF bit is reset.

17.4.15 ERTC time stamp subsecond register (ERTC_TSSBS)

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value
Bit 15: 0	SBS	0x0000	ro	Sub-second value

Note: The content of this register is valid only when the TSF is set in the ERTC_STS register. It is cleared when TSF bit is reset.

17.4.16 ERTC smooth calibration register (ERTC_SCAL)

Bit	Register	Reset value	Туре	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value
				Add ERTC clock
Bit 15	ADD	0x0	rw	0: No ERTC clock added
				1: One ERTC_CLK is inserted every 211 ERTC_CLK cycles
				8-second calibration period
Bit 14	CAL8	0x0	rw	0: No effect
				1: 8-second calibration
				16 second calibration period
Bit 13	CAL16	0x0	rw	0: No effect
				1: 16-second calibration
Bit 12: 9	Reserved	0x0	resd	Kept at its default value
Bit 8: 0		0x000		Decrease ERTC clock
	DEC		rw	DEC out of ERTC_CLK cycles are masked during the 2 ²⁰ ERTC_CLK periods. This bit is usually used with ADD.



When the ADD is set, the actual number of ERTC_CLK is equal to 2²⁰+512-DEC during the 2²⁰ ERTC_CLK periods.

17.4.17 ERTC tamper configuration register (ERTC_TAMP)

Bit	Register	Reset value	Type	Description
Bit 31: 19	Reserved	0x0000	resd	Kept at its default value
				Output type
Bit 18	OUTTYPE	0x0	rw	0: Open-drain output
				1: Push-pull output
Bit 17: 16	Reserved	0x0	resd	Kept at its default value
				Tamper detection pull-up
Bit 15	TPPU	0x0	rw	0: Tamper detection pull-up enabled
				1: Tamper detection pull-up disabled
				Tamper detection pre-charge time
				0: 1 ERTC_CLK cycle
Bit 14: 13	TPPR	0x0	rw	1: 2 ERTC_CLK cycles
				2: 4 ERTC_CLK cycles
				3: 8 ERTC_CLK cycles
				Tamper detection filter time
				0: No filter
Bit 12: 11	TPFLT	0x0	rw	1: Tamper is detected after 2 consecutive samples
				2: Tamper is detected after 4 consecutive samples
				3: Tamper is detected after 8 consecutive samples
-				Tamper detection frequency
				0: ERTC CLK/32768
	TPFREQ			1: ERTC_CLK/16384
				2: ERTC_CLK/8192
Bit 10: 8		0x0	rw	3: ERTC_CLK/4096
				4: ERTC_CLK/2048
				5: ERTC_CLK/1024
				6: ERTC_CLK/512
				7: ERTC_CLK/256
				Tamper detection timestamp enable
				0: Tamper detection timestamp disabled
Bit 7	TPTSEN	0x0	rw	1: Tamper detection timestamp enbled. Save timestamp on
				a tamper event.
Bit 6: 3	Reserved	0x0	resd	Kept at its default value
				Tamper detection interrupt enable
Bit 2	TPIEN	0x0	rw	0: Tamper detection interrupt disabled
				1: Tamper detection interrupt enabled
				Tamper detection 1 valid edge
				If TPFLT=0:
				0: Rising edge
Bit 1	TP1EDG	0x0	rw	1: Falling edge
				If TPFLT>0:
				0: Low
				1: High
				Tamper detection 1 enable
Bit 0	TP1EN	0x0	rw	0: Tamper detection 1 disabled
-·· •	· · · - · ·	2		1: Tamper detection 1 enabled



17.4.18 ERTC alarm clock A subsecond register (ERTC_ALASBS)

Bit	Register	Reset value	Type	Description
Bit 31: 28	Reserved	0x0	resd	Kept at its default value
_				Sub-second mask
				0: No comparison. Alarm A doesn't care about subseconds.
				1: SBS[0] is compared
Dit 07, 04	SBSMSK	0x0	mar	2: SBS[1: 0] are compared
DIL 21. 24	SDSIVISK	UXU	rw	3: SBS[2: 0] are compared
				14: SBS[13: 0] are compared
				15: SBS[14: 0] are compared
Bit 23: 15	Reserved	0x000	rw	Kept at its default value
Bit 14: 0	SBS	0x0000	rw	Sub-second value

17.4.19ERTC alarm clock B subsecond register (ERTC_ALBSBS)

			_	
Bit	Register	Reset value	Type	Description
Bit 31: 28	Reserved	0x0	resd	Kept at its default value
				Sub-second mask
				0: No comparison. Alarm B doesn't care about subseconds.
				1: SBS[0] is compared
D:4 07: 04	ODOMOK			2: SBS[1: 0] are compared
BIT 27: 24	SBSMSK	0x0	rw	3: SBS[2: 0] are compared
				14: SBS[13: 0] are compared
				15: SBS[14: 0] are compared
Bit 23: 15	Reserved	0x000	rw	Kept at its default value
Bit 14: 0	SBS	0x0000	rw	Sub-second value

17.4.20 ERTC battery powered domain data register (ERTC_BPRx)

Bit	Register	Reset value	Type	Description
Bit 31: 0	DT	0x0000 0000	rw	Battery powered domain data BPR_DTx registers are powered on by V _{BAT} so that thye are not reset by a system reset. They are reset on a tamper event or when a battery powered domain is reset.



18 Analog-to-digital converter (ADC)

18.1 ADC introduction

The ADC is a peripheral that converts an analog input signal into a 12-bit digital signal. Its sampling rate is as high as 2 MSPS. It has up to 10 channels for sampling and conversion.

18.2ADC main features

In terms of analog:

- 12-bit configurable resolution
- Self-calibration time: 172 ADC clock cycles
- ADC conversion time
 - ADC conversion time is 0.5 µs at 28 MHz
- ADC supply requirement: Refer to AT32WB415 data sheet for more information
- ADC input range: $V_{REF-} \leq V_{IN} \leq V_{REF+}$


In terms of digital control:

- Regular channels and preempted channels with different priority
- Regular channels and preempted channels both have their own trigger detection circuit
- Each channel can independently define its own sampling time
- Conversion sequence supports various conversion modes
- Optional data alignment mode
- Programmable voltage monitor threshold
- Regual channels with DMA transfers
- Interrupt generation at one of the following events:
 - End of the conversion of preempted channels
 - End of the conversion of regular channels
 - Voltage outside the threshold programmed

18.3 ADC structure

Figure 18-1 shows the block diagram of ADC.





Input pin description:

- V_{DDA}: Analog supply, ADC analog supply
- V_{SSA:} Analog supply ground, ADC analog supply ground
- ADCx IN: Analog input signal channels

Refer to the AT32WB415 datasheets for more information about the input pin connections and voltage ranges.

18.4 ADC functional overview

18.4.1 Channel management

Analog signal channel input:

There are 8 analog signal channel inputs for each of the ADCs, expressed by ADC_Inx (x=0 to 5, 10, 11).

 ADC1_IN0 to ADC1_IN15, ADC1_IN10, ADC1_11 are referred to as the external analog input, ADC1_IN16 as an internal temperature sensor, ADC1_IN17 as an internal reference voltage;

Channel conversion

The conversions are divided into two groups: ordinary and preempted channels. The preempted group has priority over the ordinary group.

If the preempted channel trigger occurs during the ordinary channel conversion, then the ordinary channel conversion is interrupted, giving the priority to the preempted channel, and the ordinary channel



continues its conversion at the end of the preempted channel conversion. If the ordinary channel trigger occurs during the preempted channel conversion, the ordinary channel conversion won't start until the end of the preempted channel conversion.

Program the ADC_Inx into the ordinary channel sequence (ADC_OSQx) and the preempted channel sequence (ADC_PSQ), and the same channel can be repeated, the total number of sequences is determined by OCLEN and PCLEN, then it is ready to enable the ordinary channel or preempted channel conversion.

18.4.1.1 Internal temperature sensor

The temperature sensor is connected to ADC1_IN16. Before the temperature sensor channel conversion, it is required to enable the ITSRVEN bit in the ADC_CTRL2 register and wait after power-on time.

The converted data of such channel, along with the voltage value at 25°C and Avg_Slope ,can be used to calculate the temperature.


18.4.1.2 Internal reference voltage

The internal reference voltage of the typical value 1.2 V is connected to ADC1_IN17. It is required to enable the ITSRVEN bit in the ADC_CTRL2 register before the internal reference channel conversion. The converted data of such channel can be used to calculate the external reference voltage.

18.4.2 ADC operation process

Figure 18-2 shows the basic operation process of the ADC. It is recommended to do the calibration after the initial power-on in order to improve the accuracy of sampling and conversion. After the calibration, trigger is used to enable ADC sampling and conversion. Read data at the end of the conversion.

Figure 18-2 ADC basic operation process



18.4.2.1 Power-on and calibration

Power-on

Set the ADCxEN bit in the CRM APB2EN register to enable ADC clocks: PCLK2 and ADCCLK.

Program the desired ADCCLK frequency by setting the ADCDIV bit in the CRM_CFG register. The ADCCLK is derived from PCLK2 frequency division.

Note: ADCCLK must be less than 28 MHz.

Then set the ADCEN bit in the ADC_CTRL2 register to supply the ADC, and wait until the RDF flab is set before starting ADC conversion. Clear the ADCEN bit will stop the ADC conversion and result in a reset. In the meantime, the ADC is switched off to save power.

Calibration

After power-on, the calibration is enabled by setting the ADCAL bit in the ADC_CTRL2 register. When the calibration is complete, the ADCAL bit is cleared by hardware and the conversion is performed by software trigger.

After each calibration, the calibration value is stored in ADC ODT register, and then value is automatically sent back to the ADC so as to eliminate capacitance errors. The storage of the calibration value will not set the OCCE flag, or generate interrupts or DMA requests.




Figure 18-3 ADC power-on and calibration

18.4.2.2 Trigger

The ADC triggers contain ordinary channel trigger and preempted channel trigger. The ordinary channel conversion is triggered by ordinary channel triggers while the preempted channel conversion is triggered by preempted ones. After the OCTEN or PCTEN bit is set in the ADC CTRL2 register, the ADC starts conversion after a trigger source is detected.

The conversion can be triggered by software write operation to the OCSWTRG and PCSWTRG bits in the ADC_CTRL2 register, or by an external event. The external events include timer and pin triggers. The OCTESEL and PCTESEL bits in the ADC CTRL2 register are used to select specific trigger sources, as shown in Table 18-1. Besides, the ordinary channel has a special trigger source, which repeatedly enables ADCEN to trigger conversion, withouting the need of enabling the OCTEN bit in the ADC CTRL2 register.

Table 18-1 Trigger sources for ADC

OCTESEL		Trigger source	PCTESEL		Trigger source	
0000		TMR1_CH1 event	0000		TMR1_TRGOUT event	
0001		TMR1_CH2 event	0001		TMR1_CH4 event	
0010		TMR1_CH3 event	0010		TMR2_TRGOUT event	
0011		TMR2_CH2 event	0011		TMR2_CH1 event	
0100		Reserved	0100	Reserved		
0101		TMR4_CH4 event	0101		TMR4_TRGOUT event	
0110	ADC1_ETO_MU X=0	EXINT line11 external pin	0110	ADC1_ ETP_MUX=0	EXINT line15 external pin	
0110	ADC1_ETO_MU TMR1_TRGOUT event		0110	ADC1_ ETP_MUX=1	TMR1_CH4 event	
0111		OCSWTRG bit 0111 PCSWTRG bit		PCSWTRG bit		
1000		Reserved	1000		Reserved	



1001	Reserved	1001	Reserved
1010	Reserved	1010	Reserved
1011	Reserved	1011	Reserved
1100	Reserved	1100	Reserved
1101	TMR1_TRGOUT event	1101	TMR1_CH1 event
1110	Reserved	1110	Reserved
1111	Reserved	1111	Reserved

18.4.2.3 Sampling and conversion sequence

The sampling period can be configured by setting the CSPTx bit in the ADC_SPT1 and ADC_SPT2 registers. A single one conversion time is calculated with the following formula:

A single one conversion tiem (ADCCLK period) = sampling time + resolution bits + 12.5 Example:

If the CSPTx selects 1.5 period, then one conversion needs 1.5+12.5=14 ADCCLK periods If the CSPTx selects 7.5 period, then one conversion needs 7.5+12.5=20 ADCCLK periods.


18.4.3 Conversion sequence management

Only one channel is converted at each trigger event by default, that is, OSN1-defined channel or PSN4-defined channel.

The detailed conversion sequence modes are described in the following sections. With this, the channels can be converted in a specific order.

18.4.3.1 Sequence mode


The sequence mode is enabled by setting the SQEN bit in the ADC_CTRL1 register. The ADC_OSQx registers are used to configure the sequence and total number of the ordinary channels while the ADC_PSQ register is used to define the sequence and total number of the preempted channels. When the sequence mode is enabled, a single trigger event enables the conversion of a group of channels in order. The ordinary channels start converting from the QSN1 while the preempted channels starts from the PSNx, where x=4-PCLEN. Figure 18-4 shows an example of the behavior in sequence mode.



18.4.3.2 Automatic preempted group conversion mode

The automatic preempted group conversion mode is enabled by setting the PCAUTOEN bit in the ADC_CTRL1 register. Once the ordinary channel conversion is over, the preempted group will automatically continue its conversion. This mode can work with the sequence mode. The preempted group conversion starts automatically at the end of the conversion of the ordinary group. *Figure 18-5* shows an example of the behavior when the automatic preempted group conversion mode works with the ordinary group.


Figure 18-5 Preempted group auto conversion mode



18.4.3.3 Repetition mode

The repetition mode is enabled by setting the RPEN bit in the ADC_CTRL2 register. When a trigger signal is detected, the ordinary channels will be converted repeatedly. This mode can work with the ordinary channel conversion in the sequence mode to enable the repeated conversion of the ordinary group. Such mode can also work with the preempted group auto conversion mode to repeatedly convert the ordinary group and preempted group in sequence. Figure 18-6 shows an example of the behavior when the repetition mode works with the sequence mode and preempted group auto conversion mode.

Figure 18-6 Repetition mode




18.4.3.4 Partition mode

The partition mode of the ordinary group can be enabled by setting the OCPEN bit in the ADC_CTRL1 register. In this mode, the ordinary group conversion sequence length (OCLEN bit in the ADC_OSQ1 register) is divided into a smaller sub-group, in which the number of the channels is programmed with the OCPCNT bit in the ADC_CTRL1 register. A single trigger event will enable the conversion of all the channels in the sub-group. Each trigger event selects different sub-group in order.

Set the PCPEN bit in the ADC_CTRL1 register will enable the partition mode of the preempted group. In this mode, the preempted group conversion sequence length (OCLEN bit in the ADC_OSQ1 register) is divided into a sub-group with only one channel. A single one trigger event will enable the conversion of all the channels in the sub-group. Each trigger event selects different sub-group in order.

The partition mode cannot be used with the repetition mode at the same time. *Figure 18-7* shows an example of the behavior in partition mode for ordinary group and preempted group.





18.4.4 Data management

At the end of the conversion of the ordinary group, the converted value is stored in the ADC_ODT register. Once the preempted group conversion ends, the converted data of the preempted group is stored in the ADC_PDTx register.

18.4.4.1 Data alignment

DTALIGN bit in the ADC_CTRL2 register selects the alignment of data (right-aligned or left-aligned). Apart from this, the converted data of the preempted group is decreased by the offset written in the ADC_PCDTOx register. Thus the result may be a negative value, marked by SIGN, as shown in *Figure* 18-8.

Figure 18-8 Data alignment

S: 1.4 P						Ordina	ary chan	nel data	12 bits						
Rignt-all	gnment			1			I								
0	0	0	0	DT[11]	DT[10]	DT[9]	DT[8]	DT[7]	DT[6]	DT[5]	DT[4]	DT[3]	DT[2]	DT[1]	DT[0]
Left-aliç	gnment														
DT[11]	DT[10]	DT[9]	DT[8]	DT[7]	DT[6]	DT[5]	DT[4]	DT[3]	DT[2]	DT[1]	DT[0]	0	0	0	0
						Dunne			-t- 40 h						
Right-ali	gnment					Preer	npted ch	annel da	ata 12 bit	s					
Right-ali SIGN	gnment	SIGN	SIGN	DT[11]	DT[10]		mpted ch	annel da	ata 12 bit	DT[5]	DT[4]	DT[3]	DT[2]	DT[1]	DT[0]
SIGN	ΓI	SIGN	SIGN	DT[11]	DT[10]						DT[4]	DT[3]	DT[2]	DT[1]	DT[0]

18.4.4.2 Data read

Read access to the ADC_ODT register using CPU or DMA gets the converted data of the ordinary group. Read access to the ADC_PDTx register using CPU gets the converted data of the preempted group.

When the OCDMAEN bit is set in the ADC_CTRL2 register, the ADC will issue DMA requests each time the ADC_OTD register is updated.



18.4.5 Voltage monitoring

The OCVMEN bit or PCVMEN bit in the ADC_CTRL1 register is used to enable voltage monitoring based on the converted data.

The VMOR bit will be set if the converted result is outside the high threshold (ADC_VMHB register) or less than the low threshold (ADC_VMLB register).

The VMSGEN bit in the ADC_CTRL1 register is used to enable voltage monitor on either a single channel or all the channels. The VMCSEL bit is used to select a specific channel that requires voltage monitoring.

Voltage monitoring is based on the comparison result between the original converted data and the 12-bit voltage monitor boundary register, irrespective of the PCDTOx and DTALIGN bits.

18.4.6 Status flag and interrupts

Each of the ADCs has its dedicated ADCx_STS reisters, that is, OCCS (ordinary channel conversion start flag), PCCS (preempted channel conversion start flag), PCCE (preempted channel conversion end flag), OCCE (ordinary channel conversion end flag) and VMOR (voltage monitor out of range).

PCCE, CCE and VMOR have their respective interrupt enable bits. Once the interrupt bits are enabled, the corresponding flag is set and an interrupt is sent to CPU.

18.5 ADC registers

Table 18-2 lists ADC register map and their reset values.

These peripheral registers must be accessed by word (32 bits).

Table 18-2 ADC register map and reset values

Register name	Offset	Reset value
ADC_STS	0x000	0x0000 0000
ADC_CTRL1	0x004	0x0000 0000
ADC_CTRL2	0x008	0x0000 0000
ADC_SPT1	0x00C	0x0000 0000
ADC_SPT2	0x010	0x0000 0000
ADC_PCDTO1	0x014	0x0000 0000
ADC_PCDTO2	0x018	0x0000 0000
ADC_PCDTO3	0x01C	0x0000 0000
ADC_PCDTO4	0x020	0x0000 0000
ADC_VMHB	0x024	0x0000 0FFF
ADC_VMLB	0x028	0x0000 0000
ADC_OSQ1	0x02C	0x0000 0000
ADC_OSQ2	0x030	0x0000 0000
ADC_OSQ3	0x034	0x0000 0000
ADC_PSQ	0x038	0x0000 0000
ADC_PDT1	0x03C	0x0000 0000
ADC_PDT2	0x040	0x0000 0000
ADC_PDT3	0x044	0x0000 0000
ADC_PDT4	0x048	0x0000 0000
ADC_ODT	0x04C	0x0000 0000



18.5.1 ADC status register (ADC_STS)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 5	Reserved	0x0000000	resd	Kept at its default value.
				Ordinary channel conversion start flag
Bit 4	occs	0x0	rw0c	This bit is set by hardware and cleared by software (writing 0).
				0: No ordinary channel conversion started
				1: Ordinary channel conversion has started
				Preempted channel conversion start flag
Bit 3	PCCS	0x0	rw0c	This bit is set by hardware and cleared by software (writing 0).
				0: No preempted channel conversion started
				1: Preempted channel conversion has started
				Preempted channel end of conversion flag
Bit 2	PCCE	0x0	rw0c	This bit is set by hardware and cleared by software (writing 0).
				0: Conversion is not complete
				1: Conversion is complete
				End of conversion flag
				This bit is set by hardware. It is cleared by software (writing 0) or by reading the ADC_ODT register.
Bit 1	OCCE	0x0	rw0c	0: Conversion is not complete
				1: Conversion is complete
				Note: This bit is set at the end of the ordinary or preempted group.
				Voltage monitoring out of range flag
Bit 0	VMOR	0x0	rw0c	This bit is set by hardware and cleared by software (writing 0).
	-			0: Voltage is within the value programmed
				1: Voltage is outside the value programmed

18.5.2 ADC control register1 (ADC_CTRL1)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value.
				Voltage monitoring enable on ordinary channels
Bit 23	OCVMEN	0x0	rw	0: Voltage monitoring disabled on ordinary channels
				1: Voltage monitoring enabled on ordinary channels
				Voltage monitoring enable on preempted channels
Bit 22	PCVMEN	0x0	rw	0: Voltage monitoring disabled on preempted channels
				1: Voltage monitoring enabled on preempted channels
Bit 21: 16	Reserved	0x0	resd	Kept at its default value.
				Partitioned mode conversion count of ordinary channels
				000: 1 channel
				001: 2 channels
Bit 15: 13	OCPCNT	0x0	rw	
				111: 8 channels
				Note: In this mode, the preempted group converts only one
				channel at each trigger.
				Partitioned mode enable on preempted channels
Bit 12	PCPEN	0x0	rw	0: Partitioned mode disabled on preempted channels
				1: Partitioned mode enabled on preempted channels
Bit 11	OCPEN	0x0	rw	Partitioned mode enable on ordinary channels
טונ דו		UXU	I VV	This is set and cleared by software to enable or disable



-				
				partitioned mode on ordinary channels.
				0: Partitioned mode disabled on ordinary channels
				1: Partitioned mode enabled on ordinary channels
				Preempted group automatic conversion enable after
Bit 10	PCAUTOEN	0x0	rw	ordinary group
2.1.10		07.0		0: Preempted group automatic conversion disabled
				1: Preempted group automatic conversion enabled
				Voltage monitoring enable on a single channel
Bit 9	VMSGEN	0x0	rw	0: Disabled (Voltage monitoring enabled on all channels)
				1: Enabled (Voltage monitoring enabled a single channel)
				Sequence mode enable
				0: Sequence mode disabled (a single channel is
				converted)
Bit 8	SQEN	0x0	rw	1: Sequence mode enabled (the selected multiple
	- 4			channels are converted)
				Note: If this mode is enabled and the CCEIEN/PCCEIEN
				is set, a CCE or PCCE interrupt is generated only at the
				end of conversion of the last channel.
				Conversion and interrupt enable on Preempted channels
D:4 7	DOCELEN	0.40		0: Conversion end interrupt disabled on Preempted channels
Bit 7	PCCEIEN	0x0	rw	1: Conversion end interrupt enabled on Preempted
				channels
				Voltage monitoring out of range interrupt enable
Bit 6	VMORIEN	0x0	rw	Voltage monitoring out of range interrupt chaste Voltage monitoring out of range interrupt disabled
DIL 0	VIVIORIEN	UXU	I VV	Voltage monitoring out of range interrupt disabled Voltage monitoring out of range interrupt enabled
				Channel conversion end interrupt enable
Bit 5	CCEIEN	0x0	may	Channel conversion end interrupt disabled
טונט	CCEIEIN	UXU	rw	Channel conversion end interrupt enabled
				Voltage monitoring channel select
				This filed is valid only when the VMSGEN is enabled.
				00000: ADC_IN0 channel
				00001: ADC_IN1 channel
				00001. ADC_INT Channel
Bit 4: 0	VMCSEL	0x00	rw	 01011: ADC_IN11 channel
				10000: ADC_IN16 channel
				10000: ADC_IN16 channel
				00110~01001, 01100~01111, 10010~11111: Unused,
				configuration is not allowed.
				comgulation is not allowed.

18.5.3 ADC control register2 (ADC_CTRL2)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 30: 26	Reserved	0x00	resd	Kept at its default value
				Internal V _{INTRV} enable
Bit 23	ITSRVEN	0x0	rw	0: Internal V _{INTRV} disabled
				1: Internal V _{INTRV} enabled
				Conversion of ordinary channels triggered by software
				0: Conversion of ordinary channels not triggered
Bit 22	OCSWTRG	0x0	rw	1: Conversion of ordinary channels triggered (This bit is cleared by software or by hardware as soon as the conversion starts)
				Conversion of preempted channels triggered by software
				0: Conversion of preempted channels not triggered
Bit 21	PCSWTRG	0x0	rw	1: Conversion of preempted channels triggered (This bit is cleared by software or by hardware as soon as the conversion starts)
Bit 20	OCTEN	0x0	rw	Trigger mode enable for ordinary channel conversion



				0: Disabled
				1: Enabled
Bit 25	OCTESEL	0x0	rw	Trigger event select for ordinary channel conversion
Bit 19: 17				Refer to Section 18.4.2.2
Bit 16	Reserved	0x0	resd	Kept at its default value
				Trigger mode enable for preempted channels conversion
Bit 15	PCTEN	0x0	rw	0: Disabled
				1: Enabled
Bit 24	DOTECEL	0.40		Trigger event select for preempted channel conversion
Bit 14: 12	PCTESEL	0x0	rw	Refer to Section 18.4.2.2
-				Data alignment
Bit 11	DTALIGN	0x0	rw	0: Right alignment
				1: Left alignment
Bit 10: 9	Reserved	0x0	resd	Kept at its default value
-				DMA transfer enable of ordinary channels
Bit 8	OCDMAEN	0x0	rw	0: Disabled
Dit 0				1: Enabled
Bit 7: 4	Reserved	0x0	resd	Kept at its default value.
	. 1.000.100			Initialize A/D calibration
				This bit is set by software and cleared by hardware. It is
Bit 3	ADCALINIT	0x0	rw	cleared after the calibration registers are initialized.
Dit 0	ADOALINIT	O/O		0: No initialization occurred or initialization completed
				1: Enable initialization or initializationis is ongoing
				A/D Calibration
Bit 2	ADCAL	0x0	rw	0: No calibration occurred or calibration completed
		o		1: Enable calibration or calibration is in process
				Repition mode enable
				0: Repition mode disabled
				When SQEN=0, a single conversion is done each time
				when a trigger event arrives; when SQEN=1, a group of
Bit 1	RPEN	0x0		conversion is done each timer when a trigger event arrives.
DILI		0.00	rw	1: Repition mode enabled
				When SQEN =0, continuous conversion mode on a single
				channel is enabled at each trigger event; when SQEN =1,
				continuous conversion mode on a group of channels is
				enabled at each trigger event.
				A/D converter enable
				0: A/D converter disabled (ADC goes to power-down
				mode)
				1: A/D converter enabled
				Note:
Bit 0	ADCEN	0x0	rw	When this bit is in OFF state, write an ON command can wake up The ADC from power-down mode.
				When this bit in ON state, write another ON command can start a regular group conversion.
				The application should pay attention to the fact that there
				is a delay of t _{STAB} between power on and start of
				conversion.



18.5.4 ADC sampling time register 1 (ADC_SPT1)

Accessed	d by words.			
Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value.
				Sample time selection of channel ADC_IN17
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 23: 21	CSPT17	0x0	rw	011: 28.5 cycles
				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles
				Sample time selection of channel ADC_IN16
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 20: 18	CSPT16	0x0	rw	011: 28.5 cycles
				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles
Bit 17: 15	Reserved-	0x00	resd	Kept at its default value.
Bit 14: 12	Reserved-	0x00	resd	Kept at its default value.
Bit 11: 9	Reserved-	0x00	resd	Kept at its default value.
Bit 8: 6	Reserved-	0x00	resd	Kept at its default value.
				Sample time selection of channel ADC_IN11
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 5: 3	CSPT11	0x0	rw	011: 28.5 cycles
2.0.0		5 /10		100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles
				Sample time selection of channel ADC_IN10
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 2: 0	CSPT10	0x0	DA/	011: 28.5 cycles
טונ ב. ט	COFIIU	UXU	rw	100: 41.5 cycles
				100: 41:3 cycles 101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles



18.5.5 ADC sampling time register 2 (ADC_SPT2)

Bit	Register	Reset value	Type	Description
Bit 31: 30	Reserved	0x0	resd	Kept at its default value
Bit 29: 27	Reserved	0x0	resd	Kept at its default value
Bit 26: 24	Reserved	0x0	resd	Kept at its default value
Bit 23: 21	Reserved	0x0	resd	Kept at its default value
Bit 20: 18	Reserved	0x0	resd	Kept at its default value
				Sample time selection of channel ADC_IN5
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 17: 15	CSPT5	0x0	rw	011: 28.5 cycles
				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				•
				111: 239.5 cycles
				Sample time selection of channel ADC_IN4
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 14: 12	CSPT4	0x0	rw	011: 28.5 cycles
				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				•
				111: 239.5 cycles
				Sample time selection of channel ADC_IN3
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 11: 9	CSPT3	0x0	rw	011: 28.5 cycles
				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles
				Sample time selection of channel ADC_IN2
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 8: 6	CSPT2	0x0	rw	011: 28.5 cycles
	-			100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				•
				111: 239.5 cycles
				Sample time selection of channel ADC_IN1
				000: 1.5 cycles
				001: 7.5 cycles
				010: 13.5 cycles
Bit 5: 3	CSPT1	0x0	rw	011: 28.5 cycles
-				100: 41.5 cycles
				101: 55.5 cycles
				110: 71.5 cycles
				111: 239.5 cycles



			Sample time selection of channel ADC IN0
			000: 1.5 cycles
			001: 7.5 cycles
			010: 13.5 cycles
Bit 2: 0 CSPT0 0x0 n	rw	011: 28.5 cycles	
		100: 41.5 cycles	
		101: 55.5 cycles	
		110: 71.5 cycles	
			111: 239.5 cycles

18.5.6 ADC preempted channel data offset register x (ADC_PCDTOx) (x=1..4)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value
				Data offset for Preempted channel x
Bit 11: 0	PCDTOx	0x000	rw	Converted data stored in the ADC_PDTx = Raw converted data – ADC_PCDTOx

18.5.7 ADC voltage monitor high threshold register (ADC_VWHB)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value
Bit 11: 0	VMHB	0xFFF	rw	Voltage monitoring high boundary

18.5.8 ADC voltage monitor low threshold register (ADC_VWLB)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value
Bit 11: 0	VMLB	0x000	rw	Voltage monitoring low boundary

18.5.9 ADC ordinary sequence register 1 (ADC_ OSQ1)

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x00	resd	Kept at its default value
				Ordinary conversion sequence length
				0000: 1 conversion
Bit 23: 20	OCLEN	0x0	rw	0001: 2 conversions
				1111: 16 conversions
Bit 19: 15	OSN16	0x00	rw	Number of 16th conversion in ordinary sequence
Bit 14: 10	OSN15	0x00	rw	Number of 15th conversion in ordinary sequence
Bit 9: 5	OSN14	0x00	rw	Number of 14th conversion in ordinary sequence
				Number of 13th conversion in ordinary sequence
Bit 4: 0	OSN13	0x00	rw	Note: The number can be from 0 to 17. For example, if the number is set to 3, it means that the $13^{\rm th}$ conversion is ADC_IN3 channel.

18.5.10 ADC ordinary sequence register 2 (ADC_ OSQ2)

Accessed by words.

Bit	Register	Reset value	Туре	Description
Bit 31: 30	Reserved	0x0	resd	Kept at its default value
Bit 29: 25	OSN12	0x00	rw	Number of 12th conversion in ordinary sequence
Bit 24: 20	OSN11	0x00	rw	Number of 11th conversion in ordinary sequence
Bit 19: 15	OSN10	0x00	rw	Number of 10th conversion in ordinary sequence
Bit 14: 10	OSN9	0x00	rw	Number of 9th conversion in ordinary sequence
Bit 9: 5	OSN8	0x00	rw	Number of 8th conversion in ordinary sequence
				Number of 7th conversion in ordinary sequence
Bit 4: 0	OSN7	0x00	rw	Note: The number can be from 0 to 17. For example, if the number is set to 8, it means that the 7 th conversion is ADC_IN8 channel.

18.5.11 ADC ordinary sequence register 3 (ADC_ OSQ3)

Accessed by words.

Bit	Register	Reset value	Type	Description
Bit 31: 30	Reserved	0x0	resd	Kept at its default value
Bit 29: 25	OSN6	0x00	rw	Number of 6th conversion in ordinary sequence
Bit 24: 20	OSN5	0x00	rw	Number of 5th conversion in ordinary sequence
Bit 19: 15	OSN4	0x00	rw	Number of 4th conversion in ordinary sequence
Bit 14: 10	OSN3	0x00	rw	Number of 3rd conversion in ordinary sequence
Bit 9: 5	OSN2	0x00	rw	Number of 2nd conversion in ordinary sequence
				Number of 1st conversion in ordinary sequence
Bit 4: 0	OSN1	0x00	rw	Note: The number can be from 0 to 17. For example, if the number is set to 8, it means that the 1st conversion is ADC_IN17 channel.

18.5.12 ADC preempted sequence register (ADC_ PSQ)

Bit	Register	Reset value	Туре	Description
Bit 31: 30	Reserved	0x0	resd	Kept at its default value
				Preempted conversion sequence length
				00: 1 conversion
Bit 21: 20	PCLEN	0x0	rw	01: 2 conversions
				10: 3 conversions
				11: 4 conversions
Bit 19: 15	PSN4	0x00	rw	Number of 4th conversion in preempted sequence
Bit 14: 10	PSN3	0x00	rw	Number of 3rd conversion in preempted sequence
Bit 9: 5	PSN2	0x00	rw	Number of 2nd conversion in preempted sequence
_				Number of 1st conversion in preempted sequence
				Note: The number can be from 0 to 17. For example, if the number is set to 3, it refers to the ADC_IN3 channel.
Bit 4: 0	Bit 4: 0 PSN1 0x00 rw	rw	If PCLEN is less than 4, the conversion sequence starts from 4-PCLEN. For example, when ADC_PSQ ([21: 0]) =10 00110 00101 00100 00011, it indicates that the scan conversion follows the sequence : 4, 5, 6, not 3, 4,5.	



18.5.13 ADC preempted data register x (ADC_ PDTx) (x=1..4)

Accessed by words.

Bit	Register	Reset value	Туре	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value
Bit 15: 0	PDTx	0x0000	rw	Conversion data from preempted channel

18.5.14ADC ordinary data register (ADC_ ODT)

Bit	Register	Reset value	Туре	Description
				ADC2 conversion data of ordinary channel
Bit 31: 16 ADC2ODT		0x0000	ro	Note:
	ADC2ODT			These bits are reserved in ADC2 and ADC3.
	ADGZODI			In ADC1, these bits are valid only in master/slave mode, and they contain the conversion result from the ADC2 ordinary cahnnels.
Bit 15: 0	ODT	0x0000	ro	Conversion data of ordinary channel



19 Controller area network (CAN)

19.1 CAN introduction

CAN (Controller Area Network) is a distributed serial communication protocol for real-time and reliable data communication among various nodes. It supports the CAN protocol version 2.0A and 2.0B.

19.2CAN main features

- Baud rates up to 1M bit/s
- Supports the time triggered communication
- Interrupt enable and mask
- Configurable automatic retransmission mode

Transmission

- Three transmit mailboxes
- Configurable transmit priority
- Supports the time stamp on transmission

Reception

- Two FIFOs with three-level depth
- 14 filter banks
- Supports the identifier list mode
- Supports the identifier mask mode
- FIFO overrun management

Time triggered communication mode

- 16-bit timers
- Time stamp on transmission

19.3 Baud rate


The nominal bit time of the CAN bus consists of three parts as follows:

Synchronization segment (SYNC_SEG): This segment has one time unit, and its time duration is defined by the BRDIV[11: 0] bit in the CAN BTMG register.

Bit segment 1 (BIT SEGMENT 1): It is referred to as BSEG1 including the PROP_SEG and PHASE_SEG1 of the CAN standard. Its duration is between 1 and 16 time units, defined by the BTS1[3: 0] bit.

Big segment 2 (BIT SEGMENT 2): It is referred to as BSEG2 including the PHASE_SEG2 of the CAN standard. Its duration is between 1 and 8 time units, defined by the BTS2[2: 0] bit.

Figure 19-1 Bit timing





where

AT32WB415 Series Reference Manual

Baud rate formula:

$$BaudRate = \frac{1}{\text{Nomal Bit Timing}}$$

$$Nomal \ Bit \ Timing = t_{SYNC_SEG} + t_{BSEG1} + t_{BSEG2}$$

$$t_{SYNC_SEG} = 1 \ x \ t_q$$

$$t_{BSEG1} = (1 + \text{BTS1}[3: \ 0]) \ x \ t_q$$

$$t_{BSEG2} = (1 + \text{BTS2}[2: \ 0]) \ x \ t_q$$


Hard synchronization and resynchronization

 $t_q = (1 + BRDIV[11: 0]) \times t_{pclk}$

The start location of each bit in CAN nodes is always in synchronization segment by default, and the sampling is performed at the edge location of bit segment 1 and big segment 2 simulatenously.

During the actual transmission, each bit of the CAN nodes has certain phase error due to the oscillator drift, transmission delay among the network nodes and noise interference. To avoid the impact on the communication, the start-bit edge and its subsequent falling edge can be synchronized or resynchronized. The time length of the synchronization compensation can not be greater than the resynchronization width (1 to 4 time units, defined by the RSAW[1: 0] bit).







19.4Interrupt management

The CAN controller contains four interrupt vectors that can be used to enable or disable interrups by setting the CAN_INTEN register.

Figure 19-3 Transmit interrupt generation




Figure 19-4 Receive interrupt 0 generation




Figure 19-5 Receive interrupt 1 generation





Figure 19-6 Status error interrupt generation



19.5 Design tips

The following information can be used as reference for CAN application development:

Debug control

When the system enters the debug mode, the CAN controller stops or continues to work normally, depending on the CANx_PAUSE bit in the DEBUG_CTRL register or the PTD bit in the CAN_MCTRL register.

• Time triggered communication

The timer triggered communication is used to improve the real-time performance so as to avoid bus competition. It is activated by setting TTCEN=1 in the CAN_MCTRL register. The internal 16-bit timer is incremented each CAN bit time, and is sampled on the Start Of Frame bit to generate the time stamp value, which is stored in the CAN_RFCx and CAN_TMCx register.

Register access protection

The CAN BTMG register can be modified only when the CAN is in frozen mode.

Although the transmission of incorrect data will not cause problems at the network level, it can have severe impact on the application. Thus a transmit mailbox can be modified only when it is in empty state.

The filter configuration in the CAN_FMCFG, CAN_FBWCFG and CAN_FRF registers can be modified only when FCS=1. The CAN_FiFBx register can be modified only when FCS=1 or FAENx=0.


19.6 Functional overview

19.6.1 General description

As the number of nodes in the CAN network and the number of messages grows, an enhanced filtering mechanism is required to handle all types of meassages in order to reduce the processing time of message reception. One FIFO scheme is used to ensure that the CPU can concentrate on application tasks for a long period of time without the loss of messages. In the meantime, the priority order of the messages to be transmitted is configured by hardware. Standard identifiers (11-bit) and extended identifiers (29-bit) are fully supported by hardware.

Based on the above mentioned conditions, the CAN controller provides 14 scalable/configurable identifier filter banks, 2 receive FIFOs with storing 3 complete messages each and being totally managed by hardware, and 3 transmit mailboxes with their transmit priority order defined by the transmit scheduler.

Figure 19-7 CAN block diagram





19.6.2 Operating modes

The CAN controller has three operating modes:

Sleep mode

After a system reset, the CAN controller is in Sleep mode. In this mode, the CAN clock is stopped to reduce power consumption and an internal pull-up resistance is disabled. However, the software can still access to the mailbox registers.

The software request the CAN controller to enter Sleep mode by setting the DZEN bit in the CAN_MCTRL register. The hardware confirms the request by setting the DZC bit in the CAN_MSTS register.

Exit Sleep mode in two ways: The CAN controller can be woke up by hardware clearing the DZEN bit when the AEDEN bit in the CAN_MCTRL register and the CAN bus activity is detected. It can also be woke up by software clearing the DZEN bit.

Switch to Frozen mode: The CAN controller switches from Sleep mode to Frozen mode when the FZEN bit is set in the CAN_MCTRL register and the DZEN bit is cleared. Such switch operation is confirmed by hardware setting the FZC bit in the CAN MSTS register.

Switch to Communication mode: The CAN controller enters Communication mode when the FZEN and DZEN bits are both cleared and the CAN controller has synchronized with the bus. In other words, it must wait for 11 consecutive recessive bits to be detected on the CANRX pin.

Frozen mode

The software initialization can be done only in Frozen mode, including the CAN_BTMG and CAN_MCTRL registers. But the initialization of the 14 CAN filter banks (mode, scale, FIFO association, activation and filter values) can be done in non-Frozen mode. When the CAN controller is in Frozen mode, message reception and transmission are both disabled.

Switch to Communication mode: The CAN controller leaves Frozen mode when the FZEN bit is cleared in the CAN_MCTRL register. This switch operation is confirmed by hardware clearing the FZC bit in the CAN_MSTS register. The CAN controller must be synchronized with the bus.

Switch to Sleep mode: The CAN controller enters Sleep mode if DZEN=1 and FZEN=0 in the CAN_MCTRL register. This switch operation is confirmed by hardware setting the DZC bit in the CAN MSTS register.

Communication mode

After the CAN_BTMG and CAN_MCTRL registers are configured in Frozen mode, the CAN controller enters Communication mode and is ready for message reception and transmission.

Switch to Sleep mode: The CAN controller switches to Sleep mode when the DZEN bit is set in the CAN_MCTRL register and the current CAN bus transmission is complete.

Switch to Frozen mode: The CAN controller enters Frozen mode when the FZEN bit is set in the CAN MCTRL register and the current CAN bus transmission is complete.

19.6.3 Test modes

The CAN controller defines three test modes, including Listen-only mode, Loop back mode and combined Listen-only and Loop back mode. Test mode can be selected by setting the LOEN and LBEN bits in the CAN_BTMG register.

- Listen-only mode is selected when the LOEN bit is set in the CAN_BTMG register. In this mode, the CAN is able to receive data, but only recessive bits are output on the CANTX pin. In the meantime, the dominant bits output on the CANTX can be monitored by the receive side but without affecting the CAN bus.
- Loop back mode is selected by setting the LBEN bit in the CAN_BTMG register. In this mode, The
 CAN only receives the level signal on its CANTX pin. Meanwhile, the CAN can also send data to
 the external bus. The Loop back mode is mainly used for self-test functions.
- It is possible to combine the Listen-only and Loop back mode by setting the LOEN and LBEN bits in the CAN_BTMG register. In this case, the CAN is disconnected from the bus network, the CANTX pin remains in recessive state, and the transmit side is connected to the receive side.

19.6.4 Message filtering

The received message has to go through filtering by its identifier. If passed,the message will be stored in the correspoinding FIFOs. If not, the message will be discarded. The whole operation is done by hardware without using CPU resources.

Filter bit width

The CAN controller provides 14 configurable and scalable filter banks (0~13). Each filter bank has two 32-bit registers, CAN_FiFB1 and CAN_FiFB2. The filter bit width can be configured as two 16 bits or one 32 bits, depending on the corresponding bits in the CAN_FBWCFG register.

32-bit fliter register CAN FiFBx includes the SID[10: 0], EID[17: 0], IDT and RTR bits.

CAN_FiFB1[31: 21]	CAN_FiFB1[20: 3]	CAN_FiFB	1[2: 0]	
CAN_FiFB2[31: 21]	CAN_FiFB2[20: 3]	CAN_FiFB	2[2: 0]	
SID[10: 0]/EID[28: 18]	EID[17: 0]	IDT	RTR	0

Two 16-bit filter register CAN FiFBx includes SID[10: 0], IDT, RTR and EID[17: 15] bits

CAN_FiFB1[31: 21]	-		-		CAN_FiFB1	CAN FiFB1[15: 5]		CAN_Fi		CAN_FiFB1
	[20: 19]		[18: 16]	[4: 3]				[2: 0]		
CAN FiFB2[31: 21]	CAN_FiFB2		CAN_FiFB2	CAN_FiFB2[15: 5]		AN_FiFB2		CAN_FiFB2		
CAN_FIFB2[31, 21]	[20: 19]		[18: 16]			[4: 3]		[2: 0]		
SID[10: 0]	IDT	RTR	EID[17: 15]	SID[10: 0]		IDT	RTR	EID[17: 15]		

Filtering mode

The filter can be configured in identifier mask mode or in identifier list mode by setting the FMSELx bit in the CAN_FMCFG register. The mask mode is used to specify which bits must match the preprogrammed identifiers, and which bits do not need. In identifier list mode, the identifier must match the pre-programmed identifier. The two modes can be used in conjunction with filter width to deliver four filtering modes below:

Figure 19-8 32-bit identifier mask mode

ID	CAN_FiFB1[31:21]	CAN_FiFB1[20:3]	CAN_FiFB1 [2:0]	
Mask	CAN_FiFB2[31:21]	CAN_FiFB2[20:3]	CAN_FiFB2 [2:0]	
Mapping	SID[10:0]	EID[17:0]	IDT RTR 0	

Figure 19-9 32-bit identifier list mode

ID	CAN_FiFB1[31:21]	CAN_FiFB1[20:3]	CAN_FiFB1 [2:0]	
ID	CAN_FiFB2[31:21]	CAN_FiFB2[20:3]	CAN_FiFB2 [2:0]	
Mapping	SID[10:0]	EID[17:0]	IDT RTR 0	

Figure 19-10 16-bit identifier mask mode

9	gare to to but taching, mack mode					
ID	CAN_FiFB1[15:5]	CAN_FiFB1[4:0]				
Mask	CAN_FiFB1[31:21]	CAN_FiFB1[20:16]				
ID	CAN_FiFB2[15:5]	CAN_FiFB2[4:0]				
Mask	CAN_FiFB2[31:21]					
Mapping	SID[10:0]	RTR IDT EID[17:15]				



Figure 19-11 16-bit identifier list mode

9					
ID	CAN_FiFB1[15:8]	CAN_FiFB1[15:8] CA		B1[7:0]	
ID	CAN_FiFB1[31:24]		CAN_FiFB1[23:16]		
ID	CAN_FiFB2[15:8]	CAN_FiFB2[7:0]			
ID	CAN_FiFB2[31:24]		CAN_FiFB2[23:16]		
Mapping	SID[10:0]	RTR	IDT	EID[17:15]	

Filter match number

14 filter banks have different filtering effects dependent on the bit width mode. For example, 32-bit identifier mask mode contains the filters numbered n while 16-bit identifier list mode contains the filters numbered n, n+1, n+2 and n+3. When a frame of message passes through the numbered-N filter, the number N is stored in the RFFMN[7: 0] bit in the CAN_RFCx register. The distribution of the filter number does not take into account the activation state of the filter banks.

Filter bank	FIFO0	Active	Filter number	Filter bank	FIFO1	Active	Filter number
0	CAN_F0FB1[31: 0]-ID	Yes	0		CAN_F3FB1[15: 0]-ID		0
U	CAN_F0FB2[31: 0]-ID	res	1	3	CAN_F3FB1[31:16]-ID	Yes	1
	CAN_F1FB1[15: 0]-ID		2	S	CAN_F3FB2[15: 0]-ID	res	2
	CAN_F1FB1[31: 16]-ID		3		CAN_F3FB2[31:16]-ID		3
1	CAN_F1FB2[15: 0]-ID	Yes	4		CAN_F4FB1[31:0]-ID		T.
	CAN_F1FB2[31: 16]-ID		5	4	CAN_F4FB2[31:0]- Mask	Yes	4
	CAN_F2FB1[31: 0]-ID				CAN_F5FB1[15:0]-ID		
2	CAN_F2FB2[31: 0]-Mask	Yes	6	5	CAN_F5FB1[31:16]- Mask	No	5
	CAN_F6FB1[15: 0]-ID	No 8	7		CAN_F5FB2[15:0]-ID		
6	CAN_F6FB1[31:16]-Mask				CAN_F5FB2[31:16]- Mask		6
Ü	CAN_F6FB2[15:0]-ID		o		CAN_F7FB1[15:0]-ID		7
	CAN_F6FB2[31:16]-Mask		7	CAN_F7FB1[31:16]-ID	No	8	
9	CAN_F9FB1[31:0]-ID	No	9	1	CAN_F7FB2[15:0]-ID		9
9	CAN_F9FB2[31:0]-ID	No	10		CAN_F7FB2[31:16]-ID		10
	CAN_F10FB1[15:0]-ID				CAN_F8FB1[31:0]-ID		T
10	CAN_F10FB1[31:16]- Mask	Yes	11	8	CAN_F8FB2[31:0]- Mask	Yes	11
10	CAN_F10FB2[15:0]-ID	162			CAN_F11FB1[31:0]-ID		12
	CAN_F10FB2[31:16]- Mask		12	11	CAN_F11FB2[31:0]-ID	Yes	13
	CAN_F12FB1[15:0]-ID		13		CAN_F13FB1[15:0]-ID		14
12	CAN_F12FB1[31:16]-ID	.	14	40	CAN_F13FB1[31:16]- ID	-Yes	15
12	CAN_F12FB2[15:0]-ID	No	15	13	CAN_F13FB2[15:0]-ID		16
	CAN_F12FB2[31: 16]-ID		16		CAN_F13FB2[31:16]- ID		17



Priority rules

When the CAN controller receives a frame of message, the message may pass through several filters. In this case, the filter match number stored in the receive mailbox is determined according to the following priority rules:

- A 32-bit filter has priority over a 16-bit filter
- For filters with identical bit width, the identifier list mode has priority over the identifier mask mode
- For filter with identical bit width and identifier mode, the lower number has priority over the higher number.

Filter configuration

- The CAN filters ar configured by setting the FCS bit in the CAN_FCTRL register.
- Identifier mask mode or identifier list mode can be selected by setting the FMSELx bit in the CAN_FMCFG register.
- The filter bit width can be configured as two 16 bits or one 32 bits by setting the FBWSELx bit in the CAN_FBWCFG register.
- The filter x is associated with FIFO0 or FIFO1 by setting the FRFSELx bit in the CAN_FRF register.
- The filter banks x are activated by setting FAENx=1 in the CAN FACFG register.
- Configure 0~13 filter banks by writing to the CAN FiFBx register (i=0...13; x=1,2).
- Complete the CAN filter configuration by setting FCS=0 in the CAN FCTRL register.

19.6.5 Message transmission


Register configuration

To transmit a message, it is necessary to select one transmit mailbox and configure it through the CAN_TMIx, CAN_TMCx, CAN_TMDTLx and CAN_TMDTHx registers. Once the mailbox configuration is complete, setting the TMSR bit in the CAN_TMIx register can initiate CAN transmission.

Message transmission

The mailbox enters pending state immediately after the mailbox is configured and the CAN controller receives the transmit request. At this point, the CAN controlle will confirm whether the mailbox is given the highest priority or not. If yes, it will enter SCHEDULED STATE, otherwise, it will wait to get the highest priority. The mailbox in SCHEDULED state will monitor the CAN bus state so that the messages in SCHEDULED mailbox can be transmitted as soon as the CAN bus becomes idle. The mailbox will enter EMPTY state at the end of the message transmission.

Figure 19-12 Transmit mailbox status





Transmit priority configuration

When two or more transmit boxes are in PENDING state, their transmit priority must be given.

By identifier: When MMSSR=0 in the CAN_MCTRL register, the transmit order is defined by the identifier of the message in the mailbox. The message with lower identifier value has the highest priority. If the identifier values are the same, the message with lower mailbox number will be transmitted first.

By transmit request order: When MMSSR=1 in the CAN_MCTRL register, the transmit priority is given by the transmit request order of mailboxes.

Transmit status and error status

The TMxTCF, TMxTSF, TMxALF, TMxTEF and TMxEF bits in the CAN_TSTS register are used to indicate transmit status and error status.

TMxTCF bit: Transmission complete flag, indicating that the data transmission is complete when TMxTCF=1.

TMxTSF bit: Transmission success flag, indicating that the data has been transmitted successfully when TMxTSF =1.

TMxALF bit: Transmission arbitration lost flag, indicating that the data transmission arbitration is lost when TMxALF=1.

TMxTEF bit: Transmission error flag, indicating that the data transmission failed due to bus error, and an error frame is sent when TMxTEF=1.

TMxEF bit: Mailbox empty flag, indicating that the data transmission is complete and the mailbox becomes empty when TMxEF=1.

Transmit abort

The TMxCT bit is set in the CAN_TSTS register to abort the transmission of the current mailbox, detailed as follows:

When the current transmission fails or arbitration is lost, if the automatic retransmission mode is disabled, the tranmist mailbox become EMPTY; if the automatic retransmission mode is enbled, the tranmist mailbox becomes SCHEDULED, the mailbox transmission then is aborted and becomes EMPTY.

When the current transmission is complete successfully, the mailbox becomes EMPTY.

19.6.6 Message reception

Register configuration

The CAN_RFIx, CAN_RFCx, CAN_RFDTLx and CAN_RFDTHx registers can be used by user applications to obtain valid messages.

Message reception

The CAN controller boasts two FIFO with three levels to receive messages. FIFO rule is adopted. When the message is received correctly and has passed the identifier filtering, it is regarded as a valid message and is stored in the corresponding FIFO. The number of the received messages RFxMN[1: 0] will be incremented by one whenever the receive FIFO receives a valid message. If a valid message is received when RFxMN[1: 0]=3, the controller will select either to overwrite the previous messages or discard the new incoming message through the MDRSEL bit in the CAN_MCTRL register.

In the meantime, when the user reads a frame of message and the RFxR is set in the CAN_RFx register, one FIFO mailbox is released, and RFxMN[1: 0] bit is descremented by one in the CAN_RFx register.

Receive FIFO status


RFxMN[1: 0], RFxFF and RFxOF bits in the RFx register are used to indicate receive FIFO status.

RFxMN[1: 0]: indicates the number of valid messages stored in the FIFOx.

RFxFF: indicates that three valid messages are strong in the FIFOx (i.e. the three mailboxes are full), as shown in (c) of *Figure 19-13*.

RFxOF: indicates that a new valid message has been received while the FIFOx is full, as shown in (d) of *Figure 19-13*.

Figure 19-13 Receive FIFO status



19.6.7 Error management

The status of CAN nodes is indicated by the receive error counter (TEC) and transmit error counter (REC) bits in the CAN_ESTS register. In the meantime, the ETR[6: 4] bit in the CAN_ESTS register is used to record the last error source, and the corresponding interrupts will be generated when the CAN INTEN register is enabled.

- Error active flag: When both TEC and REC are lower than 128, the system is in the error active state. An error active flag is set when an error is detected.
- Error passive flag: When either TEC or REC is greater than 127, the system is in the error passive state. An error passive flag is set when an error is detected.
- Bus-off state: The bus-off state is entered when TEC is greater than 255. In this state, it is
 impossible to transmit and receive messages. The CAN recovers from bus-off state in two ways:
 Option 1: When AEBOEN=0 in the CAN_MCTRL register, in communication mode, the software
 requests to enter Frozen mode and exit Frozen mode, and CAN will then resume from bus-off
 state after 128 occurences of 11 consecutive recessive bits have been detected on the CAN RX
 pin.

Option 2: When AEBOEN=1 in the CAN_MCTRL register, the CAN will resume from bus-off state automatically after 128 occurrences of 11 consecutive recessive bits have been detected on the CAN RX pin.

19.7CAN registers

These peripheral registers must be accessed by words (32 bits).

Table 19-1 CAN register map and reset values

Register name	Offset	Reset value
MCTRL	000h	0x0001 0002
MSTS	004h	0x0000 0C02
TSTS	008h	0x1C00 0000
RF0	00Ch	0x0000 0000
FR1	010h	0x0000 0000
INTEN	014h	0x0000 0000
ESTS	018h	0x0000 0000
BTMG	01Ch	0x0123 0000
Reserved	020h~17Fh	XX
TMI0	180h	0xXXXX XXXX
TMC0	184h	0xXXXX XXXX



TMDTL0	188h	0xXXXX XXXX
TMDTH0	18Ch	0xXXXX XXXX
TMI1	190h	0xXXXX XXXX
TMC1	194h	0xXXXX XXXX
TMDTL1	198h	0xXXXX XXXX
TMDTH1	19Ch	0xXXXX XXXX
TMI2	1A0h	0xXXXX XXXX
TMC2	1A4h	0xXXXX XXXX
TMDTL2	1A8h	0xXXXXXXXX
TMDTH2	1ACh	0xXXXXXXXX
RFI0	1B0h	0xXXXX XXXX
RFC0	1B4h	0xXXXXXXXX
RFDTL0	1B8h	0xXXXX XXXX
RFDTH0	1BCh	0xXXXX XXXX
RFI1	1C0h	0xXXXX XXXX
RFC1	1C4h	0xXXXX XXXX
RFDTL1	1C8h	0xXXXX XXXX
RFDTH1	1CCh	0xXXXX XXXX
Reserved	1D0h~1FFh	XX
FCTRL	200h	0x2A1C 0E01
FMCFG	204h	0x0000 0000
Reserved	208h	XX
FBWCFG	20Ch	0x0000 0000
Reserved	210h	XX
FRF	214h	0x0000 0000
Reserved	218h	XX
FACFG	21Ch	0x0000 0000
Reserved	220h~23Fh	XX
F0FB1	240h	0xXXXX XXXX
F0FB2	244h	0xXXXX XXXX
F1FB1	248h	0xXXXX XXXX
F1FB2	24Ch	0xXXXX XXXX
F13FB1	2A8h	0xXXXX XXXX
F13FB2	2ACh	0xXXXX XXXX
	-	



19.7.1 CAN control and status registers

19.7.1.1 CAN master control register (CAN_MCTRL)

Bit	Register	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value.
Bit 16	PTD	0x1	rw	Prohibit trans when debug 0: Transmission works during debug 1: Transmission is prohibited during debug. Receive FIFO can be still accessible normally. Note: Transmission can be disabled only when PTD and CANx_PAUSE bits in the DEBUG_CTRL register are set simultaneously.
Bit 15	SPRST	0x0	rw1s	Software partial reset 0: Normal 1: Software partial reset Note: SPRST only reset receive FIFO and MCTRL register. The CAN enters Sleep mode after reset. Then this bit is automatically cleared by hardware.
Bit 14: 8	Reserved	0x00	resd	Kept at its default value.
Bit 7	TTCEN	0x0	rw	Time triggered communication mode enable 0: Time triggered communication mode disabled 1: Time triggered communication mode enabled
Bit 6	AEBOEN	0x0	rw	Automatic exit bus-off enable 0: Automatic exit bus-off disabled 1: Automatic exit bus-off enabled Note: When Automatic exit bus-off mode is enabled, the hardware will automatically leave bus-off mode as soon as an exit timing is detected on the CAN bus. When Automatic exit bus-off mode is disabled, the software must enter/leave the freeze mode once more, and then the bus-off state is left only when an exit timing is detected on the CAN bus.
Bit 5	AEDEN	0x0	rw	Automatic exit doze mode enable 0: Automatic exit sleep mode disabled 1: Automatic exit sleep mode enabled Note: When Automatic exit sleep mode is disabled, the sleep mode is left by software clearing the sleep request command. When Automatic exit sleep mode is enabled, the sleep mode is left without the need of software intervention as soon as a message is monitored on the CAN bus.
Bit 4	PRSFEN	0x0	rw	Prohibit retransmission enable when sending fails enable 0: Retransmission is enabled. 1: Retransmission is disabled.
Bit 3	MDRSEL	0x0	rw	Message discard rule select when overflow 0: The previous message is discarded. 1: The new incoming message is discarded.
Bit 2	MMSSR	0x0	rw	Multiple message transmit sequence rule 0: The message with the smallest identifier is first transmitted. 1: The message with the first request order is first transmitted.
Bit 1	DZEN	0x1	rw	Doze mode enable 0: Sleep mode is disabled. 1: Sleep mode is enabled. Note: The hardware will automatically leave sleep mode when the AEDEN ib set and a message is monitored on the CAN bus. After CAN reset or partial software reset, this bit is forced



				to be set by hardware, that is, the CAN will keep in sleep mode, by default.
Bit 0	FZEN	0x0	rw	Freeze mode enable 0: Freeze mode disabled 1: Freeze mode enabled Note: The CAN leaves Freeze mode once 11 consecutive recessive bits have been detected on the RX pin. For this reason, the software acknowledges the entry of Freeze mode after the FZC bit is cleared by hardware. The Freeze mode is entered only when the current CAN activity (transmission or reception) is completed. Thus the sotware acknowledges the exit of Freeze mode after the FZC bit is cleared by hardware.

19.7.1.2 CAN master status register (CAN_MSTS)

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value.
				Real time level on RX pin
Bit 11	REALRX	0x1	ro	0: Low
				1: High
				Last sample level on RX pin)
D:: 40	LOAMBBY	0.4		0: Low
Bit 10	LSAMPRX	0x1	ro	1: High。
				Note: This value keeps updating with the REALRX.
				Current receive status
				0: No reception occurs
Bit 9	CURS	0x0	ro	1: Reception is in progress
				Note: This bit is set by hardware when the CAN reception
				starts, and it is cleared by hardware at the end of reception.
_				Current transmit status
				0: No transmit occurs
D:4 0	01100	00		1: ransmit is in progress
Bit 8	CUSS	0x0	ro	Note: This bit is set by hardware when the CAN
				transmission starts, and it is cleared by hardware at the
				end of transmission.
Bit 7: 5	Reserved	0x0	resd	Kept at its default value.
				Enter doze mode interrupt flag
				0: Sleep mode is not entered or no condition for flag set.
	ED 715			1: Sleep mode is entered.
D:4 4		0.40	1 -	Note:
Bit 4	EDZIF	0x0	rw1c	This bit is set by hardware only when EDZIEN=1 and the
				CAN enters Sleep mode. Whe set, this bit will generate a
				status change interrupt. This bit is cleared by software
				(writing 1 to itself) or by hardware when DZC is cleared.
				Exit doze mode interrupt flag
				0: Sleep mode is not left or no condition for exit.
				1: Sleep mode has been left or exit condition has
				generated.
Bit 3	QDZIF	0x0	rw1c	Note:
				This bit is cleared by software (writing 1 to itself)
				Sleep mode is left when a SOF is detected on the bus.
				When QDZIEN=1, this bit will generate a status change
				interrupt.
				Error occur interrupt flag
				0: No error interrupt or no condition for error interrupt flag
				1: Error interrupt is generated.
				Note:
Bit 2	EOIF	0x0	rw1c	This bit is cleared by software (writing 1 to itself).
				This bit is set by hardware only when the corresponding
				bit is set in the CAN_ESTS register and the corresponding
				interrupt enable bit in the CAN_INTEN register is enabled.
				When set, this bit will generate a status change interrupt.
Bit 1	DZC	0x1	ro	Doze mode acknowledge



				0: The CAN is not in Sleep mode.
				1: CAN is in Sleep mode.
				Note:
				This bit is used to decide whether the CAN is in Sleep mode or not. This bit acknowledges the Sleep mode request generated by software. The Sleep mode can be entered only when the current CAN activity (transmission or reception) is completed. For this reason, the software acknowledges the entry of Sleep mode after this bit is set by hardware. The Sleep mode is left only once 11 consecutive recessive bits have been detect on the CAN RX pin. For this reason, the software acknowledges the exit of Sleep mode after
				this bit is cleared by hardware.
				Freeze mode confirm
				0: The CAN is not in Freeze mode.
				1: The CAN is in Freeze mode.
				Note:
				This bit is used to decide whether the CAN is in Freeze
				mode or not. This bit acknowledges the Freeze mode
				request generated by software.
Bit 0	FZC	0x0	ro	The Freeze mode can be entered only when the current CAN activity (transmission or reception) is completed. For this reason, the software acknowledges the entry of Freeze mode after this bit is set by hardware. The Freeze mode is left only once 11 consecutive recessive bits have been detect on the CAN RX pin. For this reason, the software acknowledges the exit of Freeze
				mode after this bit is cleared by hardware.

19.7.1.3 CAN transmit status register (CAN_TSTS)

Bit	Register	Reset value	Type	Description
Bit 31	TM2LPF	0x0	ro	Transmit mailbox 2 lowest priority flag 0: Mailbox 2 is not given the lowest priority. 1: Lowest priority (This indicates that more than one mailboxes are pending for transmission, the mailbox 2 has the lowest priority.)
Bit 30	TM1LPF	0x0	ro	Transmit mailbox 1 lowest priority flag 0: Mailbox 1 is not given the lowest priority. 1: Lowest priority (This indicates that more than one mailboxes are pending for transmission, the mailbox 1 has the lowest priority.)
Bit 29	TM0LPF	0x0	ro	Transmit mailbox 0 lowest priority flag 0: Mailbox 0 is not given the lowest priority. 1: Lowest priority (This indicates that more than one mailboxes are pending for transmission, the mailbox 0 has the lowest priority.)
Bit 28	TM2EF	0x1	ro	Transmit mailbox 2 empty flag This bit is set by hardware when no transmission is pending in the mailbox 2.
Bit 27	TM1EF	0x1	ro	Transmit mailbox 1 empty flag This bit is set by hardware when no transmission is pending in the mailbox 1.
Bit 26	TM0EF	0x1	ro	Transmit mailbox 0 empty flag This bit is set by hardware when no transmission is pending in the mailbox 0.
Bit 25: 24	TMNR	0x0	ro	Transmit Mailbox number record Note: If the transmit mailbox is free, these two bits refer to the number of the next transmit mailbox free. For example, in case of free CAN, the value of these two bit becomes 01 after a message transmit request is written. If the transmit box is full, these two bits refer to the number of the transmit mailbox with the lowest priority.



				For example, when there are three messages are pending for transmission, the identifiers of mailbox 0, mailbox 1 and mailbox 2 are 0x400, 0x433 and 0x411 respectively, and the value of these two bits becomes 01.
				Transmit mailbox 2 cancel transmit
				0: No effect
				1: Transmission is cancelled.
Bit 23	TM2CT	0x0	ro	Note: Software sets this bit to abort the transmission of mailbox 2. This bit is cleared by hardware when the transmit message in the mailbox 2 is cleared. Setting this bit has no effect if the mailbox 2 is free.
Bit 22: 20	Reserved	0x0	resd	Kept at its default value.
DIC 22. 20	reserved	UNU UNU	1030	Transmit mailbox 2 transmission error flag
				0: No error
				1: Mailbox 2 transmission error
				Note:
Bit 19	TM2TEF	0x0	rw1c	This bit is set when the mailbox 2 transmission error
				occurred.
				It is cleared by software writing 1 or by hardware at the
				start of the next transmission
				Transmit mailbox 2 arbitration lost flag
				0: No arbitration lost
				1: Transmit mailbox 2 arbitration lost
D:: 40	T14041 F	0.0		Note:
Bit 18	TM2ALF	0x0	rw1c	This bit is set when the mailbox 2 transmission failed due
				to an arbitration lost.
				It is cleared by software writing 1 or by hardware at the
				start of the next transmission
				Transmit mailbox 2 transmission success flag
				0: Transmission failed
D:# 47	TMOTOE	00		1: Transmission was successful.
Bit 17	TM2TSF	0x0	rw1c	Note:
				This bit indicates whether the mailbox 2 transmission is
				successful or not. It is cleared by software writing 1.
				Transmit mailbox 2 transmission completed flag
				0: Transmission is in progress
				1: Transmission is completed
				Note:
Bit 16	TM2TCF	0x0	rw1c	This bit is set by hardware when the transmission/abort
Dit 10	11112101	OXO	11110	request on mailbox 2 has been completed.
				It is cleared by software writing 1 or by hardware when a
				new transmission request is received.
				Clearing this bit will clear the TM2TSF, TM2ALF and
-				TM2TEF2 bits of mailbox 2.
				Transmit mailbox 1 cancel transmit
				0: No effect 1: Mailbox 1 cancel transmit
Bit 15	TM1CT	0x0	rw1s	
טוג וט	TIVITOT	UXU	10015	Note: This bit is set by software to abort the transmission request on mailbox 1. Clearing the message
				transmission on mailbox 1 will clear this bit. Setting by this
				software has no effect when the mailbox 1 is free.
Bit 14: 12	Reserved	0x0	resd	Kept at its default value.
DIL 17. 12	7 (CCC) VCU	UNU	1000	Transmit mailbox 1 transmission error flag
				0: No error
				1: Mailbox 1 transmission error
				Note:
Bit 11	TM1TEF	0x0	rw1c	This bit is set when the mailbox 1 transmission error
				occurred.
				It is cleared by software writing 1 or by hardware at the
				start of the next transmission
				Transmit mailbox 1 arbitration lost flag
D::		• •		0: No arbitration lost
Bit 10	TM1ALF	0x0	rw1c	1: Transmit mailbox 1 arbitration lost
				Note:



				This bit is set when the mailbox 1 transmission failed due
				to an arbitration lost.
				It is cleared by software writing 1 or by hardware at the
				start of the next transmission
				Transmit mailbox 1 transmission success flag
				Transmission failed Transmission was successful.
Bit 9	TM1TSF	0x0	rw1c	Note:
				This bit indicates whether the mailbox 1 transmission is
				successful or not. It is cleared by software writing 1.
				Transmit mailbox 1 transmission completed flag
				0: Transmission is in progress
				1: Transmission is completed
				Note:
Bit 8	TM1TCF	0x0	rw1c	This bit is set by hardware when the transmission/abort request on mailbox 1 has been completed.
				It is cleared by software writing 1 or by hardware when a
				new transmission request is received.
				Clearing this bit will clear the TM1TSF, TM1ALF and
				TM1TEF bits of mailbox 1.
				Transmit mailbox 0 cancel transmit
				0: No effect
Bit 7	TM0CT	0v0	nu10	1: Mailbox 0 cancel transmit
DIL /	TIVIOCT	0x0	rw1s	Note: This bit is set by software to abort the transmission request on mailbox 0. Clearing the message
				transmission on mailbox 0 will clear this bit. Setting by this
				software has no effect when the mailbox 0 is free.
Bit 6: 4	Reserved	0x0	resd	Kept at its default value.
				Transmit mailbox 0 transmission error flag
				0: No error
				1: Mailbox 0 transmission error Note:
Bit 3	TM0TEF	0x0	rw1c	This bit is set when the mailbox 0 transmission error
				occurred.
				It is cleared by software writing 0 or by hardware at the
-				start of the next transmission
				Transmit mailbox 0 arbitration lost flag
				0: No arbitration lost 1: Transmit mailbox 0 arbitration lost
				Note:
Bit 2	TM0ALF	0x0	rw1c	This bit is set when the mailbox 0 transmission failed due
				to an arbitration lost.
				It is cleared by software writing 1 or by hardware at the
				start of the next transmission
				Transmit mailbox 0 transmission success flag
				Transmission failed Transmission was successful.
Bit 1	TM0TSF	0x0	rw1c	Note:
				This bit indicates whether the mailbox 0 transmission is
				successful or not. It is cleared by software writing 1.
				Transmit mailbox 0 transmission completed flag
				0: Transmission is in progress
				1: Transmission is completed
				Note:
Bit 0	TM0TCF	0x0	rw1c	This bit is set by hardware when the transmission/abort request on mailbox 0 has been completed.
				It is cleared by software writing 1 or by hardware when a
				new transmission request is received.
				Clearing this bit will clear the TM0TSF, TM0ALF and
				TM0TEF bits of mailbox 0.



19.7.1.4 CAN receive FIFO 0 register (CAN_RF0)

Bit	Register	Reset value	Type	Description
Bit 31: 6	Reserved	0x0000000	resd	Kept at its default value.
				Receive FIFO 0 release
				0: No effect
				1: Release FIFO
				Note:
				This bit is set by software to release FIFO 0. It is cleared
Bit 5	RF0R	0x0	rw1s	by hardware when the FIFO 0 is released.
				Seting this bit by software has no effect when the FIFO 0
				is empty.
				If there are more than two messages pending in the FIFO
				0, the software has to release the FIFO 0 to access the
				second message.
				Receive FIFO 0 overflow flag
				0: No overflow
				1: Receive FIFO 0 overflow
Bit 4	RF0OF	0x0	rw1c	Note:
				This bit is set by hardware when a new message has been
				received and passed the filter while the FIFO 0 is full.
				It is cleared by software by writing 1.
				Receive FIFO 0 full flag
				0: Receive FIFO 0 is not full
				1: Receive FIFO 0 is full
Bit 3	RF0FF	0x0	rw1c	Note:
				This bit is set by hardware when three messages are
				pending in the FIFO 0.
				It is cleared by software by writing 1.
Bit 2	Reserved	0x0	resd	Kept at its default value.
				Receive FIFO 0 message num
				Note:
				These two bits indicate how many messages are pending
D'' 4 0	DE0141			in the FIFO 0.
Bit 1: 0	RF0MN	0x0	ro	RF0ML bit is incremented by one each time a new
				message has been received and passed the fitler while the
				FIFO 0 is not full.
				RF0ML bit is decremented by one each time the software
				releases the receive FIFO 0 by writing 1 to the RF0R bit.

19.7.1.5 CAN receive FIFO 1 register (CAN_RF1)

Bit	Register	Reset value	Type	Description
Bit 31: 6	Reserved	0x0000000	resd	Kept at its default value.
				Receive FIFO 1 release
				0: No effect
				1: Release FIFO
				Note:
				This bit is set by software to release FIFO 1. It is cleared
Bit 5	RF1R	0x0	rw1s	by hardware when the FIFO 1 is released.
				Seting this bit by software has no effect when the FIFO 1
				is empty.
				If there are more than two messages pending in the FIFO
				0, the software has to release the FIFO 1 to access the
				second message.
				Receive FIFO 1 overflow flag
				0: No overflow
				1: Receive FIFO 1 overflow
Bit 4	RF10F	0x0	rw1c	Note:
				This bit is set by hardware when a new message has been
				received and passed the filter while the FIFO 1 is full.
				It is cleared by software by writing 1.
				Receive FIFO 1 full flag
Bit 3	RF1FF	0x0	rw1c	0: Receive FIFO 1 is not full
				1: Receive FIFO 1 is full



				Note: This bit is set by hardware when three messages are pending in the FIFO 1. It is cleared by software by writing 1.
Bit 2	Reserved	0x0	resd	Kept at its default value.
Bit 1: 0	RF1MN	0x0	ro	Receive FIFO 1 message num Note: These two bits indicate how many messages are pending in the FIFO 1. RF1ML bit is incremented by one each time a new message has been received and passed the fitler while the FIFO 1 is not full. RF1ML bit is decremented by one each time the software releases the receive FIFO 1 by writing 1 to the RF1R bit.

19.7.1.6 CAN interrupt enable register (CAN_INTEN)

Bit	Register	Reset value	Type	Description
Bit 31: 18	Reserved	0x0000	resd	Kept at its default value.
				Enter doze mode interrupt enable
				0: Enter sleep mode interrupt disabled
Bit 17	EDZIEN	0x0	rw	1: Enter sleep mode interrupt enabled
				Note: EDZIF flag bit corresponds to this interrupt. An
				interrupt is generated when both this bit and EDZIF bit are set.
				Quit doze mode interrupt enable
				0: Quit sleep mode interrupt disabled
5 11.45				1: Quit sleep mode interrupt enabled
Bit 16	QDZIEN	0x0	rw	Note: The flag bit of this interrupt is the QDZIF bit. An
				interrupt is generated when both this bit and QDZIF bit are
				set.
				Error occur interrupt enable
				0: Error interrupt disabled
Bit 15	EOIEN	0x0	ru.	1: Error interrupt enabled
DIL 13	LOILIN	UXU	rw	Note:The flag bit of this interrupt is the EOIF bit. An
				interrupt is generated when both this bit and EOIF bit are
				set.
Bit 14: 12	Reserved	0x0	resd	Kept at its default value.
				Error type record interrupt enable
				Error type record interrupt disabled
Bit 11	ETRIEN	0x0	rw	1: Error type record interrupt enabled
				Note: EOIF is set only when this interrupt is enabled and
				the ETR[2: 0] is set by hardware.
				Bus-off interrupt enable
D:: 40	DOLEN	00		0: Bus-off interrupt disabled
Bit 10	BOIEN	0x0	rw	1: Bus-off interrupt enabled
				Note: EOIF is set only when this interrupt is enabled and the BOF is set by hardware.
				Error passive interrupt enable
				0: Error passive interrupt disabled
Bit 9	EPIEN	0x0	rw	1: Error passive interrupt enabled
				Note: EOIF is set only when this interrupt is enabled and
				the EPF is set by hardware.
				Error active interrupt enable
				0: Error warning interrupt disabled
Bit 8	EAIEN	0x0	rw	1: Error warning interrupt enabled
				Note: EOIF is set only when this interrupt is enabled and
				the EAF is set by hardware.
Bit 7	Reserved	0x0	resd	Kept at its default value.
				Receive FIFO 1 overflow interrupt enable
Bit 6				0: Receive FIFO 1 overflow interrupt disabled
	RF10IEN	0x0	rw	1: Receive FIFO 1 overflow interrupt enabled
				Note: The flag bit of this interrupt is the RF10F bit. An
Bit 5	DE1EIENI	0x0	nw.	interrupt is generated when this bit and RF10F bit are set. Receive FIFO 1 full interrupt enable
טונט	RF1FIEN	UAU	rw	Necesse FIFO Truil interrupt effable

2023.08.02 Page 313 Rev 2.03



				0: Receive FIFO 1 full interrupt disabled
				1: Receive FIFO 1 full interrupt enabled
				Note: The flag bit of this interrupt is the RF1FF bit. An
				interrupt is generated when this bit and RF1FF bit are set.
				FIFO 1 receive message interrupt enable
				0: FIFO 1 receive message interrupt disabled
Bit 4	RF1MIEN	0x0	rw	1: FIFO 1 receive message interrupt enabled
				Note: The flag bit of this interrupt is RF1MN bit, so an
				interrupt is generated when this bit and RF1MN bit are set.
				Receive FIFO 0 overflow interrupt enable
				0: Receive FIFO 0 overflow interrupt disabled
Bit 3	RF00IEN	0x0	rw	1: Receive FIFO 0 overflow interrupt enabled
				Note: The flag bit of this interrupt is RF0OF bit, so an
				interrupt is generated when this bit and RF0OF bit are set.
				Receive FIFO 0 full interrupt enable
				0: Receive FIFO 0 full interrupt disabled
Bit 2	RF0FIEN	0x0	rw	1: Receive FIFO 0 full interrupt enabled
				Note: The flag bit of this interrupt is the RF0FF bit. An
				interrupt is generated when this bit and RF0FF bit are set
				FIFO 0 receive message interrupt enable
				0: FIFO 0 receive message interrupt disabled
Bit 1	RF0MIEN	0x0	rw	1: FIFO 0 receive message interrupt enabled
				Note: The flag bit of this interrupt is the RF0MN bit. An
				interrupt is generated when this bit and RF0MN bit are set
				Transmit mailbox empty interrupt enable
				0: Transmit mailbox empty interrupt disabled
Bit 0	TCIEN	0x0	rw	1: Transmit mailbox empty interrupt enabled
				Note: The flag bit of this interrupt is the TMxTCF bit. An
				interrupt is generated when this bit and TMxTCF bit are set

19.7.1.7 CAN error status register (CAN_ESTS)

				•
Bit	Register	Reset value	Type	Description
Bit 31: 24	REC	0x00	ro	Receive error counter This counter is implemented in accordance with the receive part of the falut confinement mechanism of the CAN protocol.
Bit 23: 16	TEC	0x00	ro	Transmit error counter This counter is implemented in accordance with the transmit part of the falut confinement mechanism of the CAN protocol.
Bit 15: 7	Reserved	0x00	resd	Kept at its default value.
Bit 6: 4	ETR	0x0	rw	Error type record 000: No error 001: Bit stuffing error 010: Format error 011: Acknowledgement error 100: Recessive bit error 101: Dominant bit error 110: CRC error 111: Set by software Note: This field is used to indicate the current error type. It is set by hardware according to the error condition detected on the CAN bus. It is cleared by hardware when a message has been transmitted or received successfully. If the error code 7 is not used by hardware, this field can be set by software to monitor the code update.
Bit 3	Reserved	0x0	resd	Kept at its default value.
Bit 2	BOF	0x0	ro	Bus-off flag 0: Bus-off state is not entered. 1: Bus-off state is entered. Note: When the TEC is greater than 255, the bus-off state is entered, and this bit is set by hardware.
Bit 1	EPF	0x0	ro	Error passive flag



				0: Error passive state is not entered
				1: Error passive state is entered
				Note: This bit is set by hardware when the current error
				times has reached the Error passive state limit (Receive
				Error Counter or Transmit Error Counter >127)
				Error active flag
	FAF			0: Error active state is not entered
Bit 0		0.40	**	1: Error active state is entered
DILU	EAF	0x0	ro	Note: This bit is set by hardware when the current error
				times has reached the Error active state limit (Receive
				Error Counter or Transmit Error Counter ≥96)

19.7.1.8 CAN bit timing register (CAN_BTMG)

Bit	Register	Reset value	Type	Description
				Listen-Only mode
Bit 31	LOEN	0x0	rw	0: Listen-Only mode disabled
				1: Listen-Only mode enabled
				Loop back mode
Bit 30	LBEN	0x0	rw	0: Loop back mode disabled
				1: Loop back mode enabled
Bit 29: 26	Reserved	0x0	resd	Kept at its default value.
				Resynchronization width
Bit 25: 24	RSAW	0x1	rw	$tRSAW = tCAN \times (RSAW[1:0] + 1)$
DIL 23. 24	KSAW	UXI	IVV	Note: This field defines the maximum of time unit that the
				CAN handware is allowed to lengthen or shorten in a bit.
Bit 23	Reserved	0x0	resd	Kept at its default value.
				Bit time segment 2
Bit 22: 20	BTS2	0x2	rw	tBTS2 = tCAN x (BTS2[2: 0] + 1)
DIL 22. 20	D132	UXZ	I VV	Note: This field defines the number of time unit in Bit time
				segment 2.
				Bit time segment 1
Bit 19: 16	BTS1	0x3	rw	tBTS1 = tCAN x (BTS1[3: 0] + 1)
Dit 19. 10	БТОТ	UAG	I VV	Note: This field defines the number of time unit in Bit time
				segment 1.
Bit 15: 12	Reserved	0x0	resd	Kept at its default value.
				Baud rate division
Bit 11: 0	BRDIV	0x000	rw	tq = (BRDIV[11: 0]+1) x tPCLK
-				Note: This field defines the length of a time unit (tq).

19.7.2 CAN mailbox registers

This section describes the registers of the transmit and receive mailboxes. Refer to *section 19.6.5* for more information on register map.


Transmit and receive mailboxes are the same except:

- RFFMN field in the CAN RFCx register
- A receive mailbox is read only
- A transmit mailbox can be written only when empty. TM2S=1 in the CAN_TSTS register indicates that the mailbox is empty.

There are three transmit mailboxes and two receive mailboxes. Each receive mailbox has 3-level depth of FIFO, and can only access to the first received message in the FIFO.

Each mailbox contains four registers.

Figure 19-14 Transmit and receive mailboxes



19.7.2.1 Transmit mailbox identifier register (CAN_TMIx) (x=0..2)

Note: 1. This register is write protected when its mailboxes are pending for transmission.

2. This register implements the Transmit Request control (bit 0) — reset value 0.

Bit	Register	Reset value	Type	Description
Bit 31: 21	TMSID/ TMEID	0xXXX	rw	Transmit mailbox standard identifier or extended identifier high bytes Note: This field defines the 11-bit high bytes of the standard identifier or extended identifier.
Bit 20: 3	TMEID	0xXXXXX	rw	Transmit mailbox extended identifier Note: This field defines the 18-bit low bytes of the extended identifier.
Bit 2	TMIDSEL	0xX	rw	Transmit mailbox identifier type select 0: Standard identifier 1: Extended identifier
Bit 1	TMFRSEL	0xX	rw	Transmit mailbox frame type select 0: Data frame 1: Remote frame
Bit 0	TMSR	0x0	rw	Transmit mailbox send request 0: No effect 1: Transmit request Note: This bit is cleared by hardware when the transmission has been completed (The mailbox becomes empty)

19.7.2.2 Transmit mailbox data length and time stamp register (CAN_TMCx) (x=0..2)

All the bits in the register are write protected when the mailbox is not in empty state.

Bit	Register	Reset value	Type	Description
Bit 31: 16	TMTS	0xXXXX	rw	Transmit mailbox time stamp Note: This field contains the value of the CAN timer sampled at the SOF transmission.
Bit 15: 9	Reserved	0xXX	resd	Kept at its default value
Bit 8	TMTSTEN	0xX	rw	Transmit mailbox time stamp transmit enable 0: Time stamp is not sent 1: Time stamp is sent Note: This bit is valid only when the time-triggered communication mode is enabled. In the time stamp MTS[15: 0], the MTS[7: 0] is stored in the TMDT7, and MTS[15: 8] in the TMDT6. The data length must be programmed as 8 to send time stamp.
Bit 7: 4	Reserved	0xX	resd	Kept at its default value
Bit 3: 0	TMDTBL	0xX	rw	Transmit mailbox data byte length Note: This field defines the data length of a transmit message. A transmit message can contain from 0 to 8 data bytes.

19.7.2.3 Transmit mailbox data low register (CAN_TMDTLx) (x=0..2)

All the bits in the register are write protected when the mailbox is not in empty state.

Bit	Register	Reset value	Type	Description
Bit 31: 24	TMDT3	0xXX	rw	Transmit mailbox data byte 3
Bit 23: 16	TMDT2	0xXX	rw	Transmit mailbox data byte 2
Bit 15: 8	TMDT1	0xXX	rw	Transmit mailbox data byte 1
Bit 7: 0	TMDT0	0xXX	rw	Transmit mailbox data byte 0



19.7.2.4 Transmit mailbox data high register (CAN_TMDTHx) (x=0..2)

All the bits in the register are write protected when the mailbox is not in empty state.

Bit	Register	Reset value	Type	Description
Bit 31: 24	TMDT7	0xXX	rw	Transmit mailbox data byte 7
Bit 23: 16	TMDT6	0xXX	rw	Transmit mailbox data byte 6 Note: This field will be replaced with MTS[15: 8] when the time-triggered communication mode is enabled and the corresponding time stamp transmit is enabled.
Bit 15: 8	TMDT5	0xXX	rw	Transmit mailbox data byte 5
Bit 7: 0	TMDT4	0xXX	rw	Transmit mailbox data byte 4

19.7.2.5 Receive FIFO mailbox identifier register (CAN_RFIx) (x=0..1)

Note: All the receive mailbox registers are read only.

Bit	Register	Reset value	Type	Description
Bit 31: 21	RFSID/RFEID	0xXXX	ro	Receive FIFO standard identifier or receive FIFO extended identifier Note: This field defines the 11-bit high bytes of the standard identifier or extended identifier.
Bit 20: 3	RFEID	0xXXXXX	ro	Receive FIFO extended identifier Note: This field defines the 18-bit low bytes of the extended identifier.
Bit 2	RFIDI	0xX	ro	Receive FIFO identifier type indication 0: Standard identifier 1: Extended identifier
Bit 1	RFFRI	0xX	Ro	Receive FIFO frame type indication 0: Data frame 1: Remote frame
Bit 0	Reserved	0x0	resd	Kept at its default value

19.7.2.6 Receive FIFO mailbox data length and time stamp register (CAN_RFCx) (x=0..1)

Note: All the receive mailbox registers are read only.

Bit	Register	Reset value	Type	Description
Bit 31: 16	RFTS	0xXXXX	ro	Receive FIFO time stamp Note: This field contains the value of the CAN timer sampled at the start of a receive frame.
Bit 15: 8	RFFMN	0xXX	ro	Receive FIFO filter match number Note: This field contains the filter number that a message has passed through.
Bit 7: 4	Reserved	0xX	resd	Kept at its default value
Bit 3: 0	RFDTL	0xX	ro	Receive FIFO data length Note: This field defines the data length of a receive message. A transmit message can contain from 0 to 8 data bytes. For a remote frame, its data length RFDTI is fixed 0.

19.7.2.7 Receive FIFO mailbox data low register (CAN_RFDTLx) (x=0..1)

Note: All the receive mailbox registers are read only.

Bit	Register	Reset value	Туре	Description
Bit 31: 24	RFDT3	0xXX	ro	Receive FIFO data byte 3
Bit 23: 16	RFDT2	0xXX	ro	Receive FIFO data byte 2
Bit 15: 8	RFDT1	0xXX	ro	Receive FIFO data byte 1
Bit 7: 0	RFDT0	0xXX	ro	Receive FIFO data byte 0



19.7.2.8 Receive FIFO mailbox data high register (CAN_RFDTHx) (x=0..1)

Note: All the receive mailbox registers are read only.

Bit	Register	Reset value	Type	Description
Bit 31: 24	RFDT7	0xXX	ro	Receive FIFO data byte 7
Bit 23: 16	RFDT6	0xXX	ro	Receive FIFO data byte 6
Bit 15: 8	RFDT5	0xXX	ro	Receive FIFO data byte 5
Bit 7: 0	RFDT4	0xXX	ro	Receive FIFO data byte 4

19.7.3 CAN filter registers

19.7.3.1 CAN filter control register (CAN_FCTRL)

Note: All the non-reserved bits of this register are controlled by software completely.

Bit	Register	Reset value	Type	Description
Bit 31: 1	Reserved	0x160E0700	resd	Kept at its default value
				Filter configuration switch
				0: Disabled (Filter bank is active)
Bit 0	FCS	0x1	rw	1: Enabled (Filter bank is in configuration mode)
				Note: The initialization of the filter bank can be configured
				only when it is in configuration mode.

19.7.3.2 CAN filter mode configuration register (CAN_FMCFG)

Note: This register can be written only when FCS=1 in the CAN_FCTRL register (The filter is in configuration mode)

Bit	Register	Reset value	Type	Description
Bit 31: 14	Reserved	0x00000	resd	Kept at its default value
Bit 13: 0	FMSELx	0x0000	rw	Filter mode select Each bit corresponds to a filter bank. 0: Identifier mask mode 1: Identifier list mode

19.7.3.3 CAN filter bit width configuration register (CAN_ FBWCFG)

Note: This register can be written only when FCS=1 in the CAN_FCTRL register (The filter is in configuration mode)

Bit	Register	Reset value	Type	Description
Bit 31: 14	Reserved	0x00000	resd	Kept at its default value
Bit 13: 0	FBWSELx	0x0000	rw	Filter bit width select Each bit corresponds to a filter bank. 0: Dual 16-bit 1: Single 32-bit

19.7.3.4 CAN filter FIFO association register (CAN_ FRF)

Note: This register can be written only when FCS=1 in the CAN_FCTRL register (The filter is in configuration mode)

Bit	Register	Reset value	Type	Description
Bit 31: 14	Reserved	0x00000	resd	Kept at its default value
Bit 13: 0	FRFSELx	0x0000	rw	Filter relation FIFO select Each bit corresponds to a filter bank. 0: Associated with FIFO0 1: Associated with FIFO1



19.7.3.5 CAN filter activation control register (CAN_ FACFG)

Bit	Register	Reset value	Type	Description
Bit 31: 14	Reserved	0x00000	resd	Kept at its default value
Bit 13: 0	FAENx	0x0000	rw	Filter active enable Each bit corresponds to a filter bank. 0: Disabled 1: Enabled

19.7.3.6 CAN filter bank i filter bit register (CAN_ FiFBx) (i=0..13; x=1..2)

Note: There are 14 filter banks (i=0..13). Each filter bank consists of two 32-bit registers, CAN_FiFB[2: 1]. This register can be modified only when the FAENx bit of the CAN_FACFG register is cleared or the FCS bit of the CAN_FCTRL register is set.

Bit	Register	Reset value	Type	Description
Bit 31: 0	FFDB	0x0000 0000	rw	Filters filter data bit Identifier list mode: The configuration value of the register matches with the level of the corresponding bit of the data received on the bus (If it is a standard frame, the value of the corresponding bit of the extended frame is neglected.) Identifier mark mode: Only the bit with its register configuration value 1 can match with the level of the corresponding bit of the data received on the bus. It don't care when the register value is 0.

2023.08.02 Page 319 Rev 2.03



20 Universal serial bus full-seed device interface (OTGFS)

As a full-speed dual-role device, the OTGFS is fully compliant with the Universal Serial Bus Specification Revision 2.0.

20.1 USBFS structure

Figure 20-1 shows the block diagram of the OTGFS structure. The OTGFS module is connected to the AHB and has a dedicated SRAM of 1280 bytes.

Figure 20-1 Block diagram of OTGFS structure CPU AHB(Application Bus) Memory **USB 2.0 FS** Periphe USB 2.0 I/F Interrupt **OTGFS** Serial USB2.0 ral 1 Transceiver Periphe AHB Slave I/F ral 2 Data FII SRAM I **GPIO** Data FIFO SRAM

20.2OTGFS functional description

The OTGFS module consists of an OTGFS controller, PHY and 1280-byte SRAM.

The OTGFS supports control transfer, bulk transfer, interrupt transfer and synchronous transfer.

The OTGFS is a USB full-speed dual role device controller (DRD). The device mode is selected by the FDEVMODE bit in the OTGFS_GUSBCFG register, while the host mode is selected by the FHSTMODE bit in the OTGF_GUSBCFG register. The internal $1.5 \mathrm{K}\,\Omega$ pull-up resistor and $1.5 \mathrm{K}\,\Omega$ pull-down resistor are available in the OTG PHY for the sake of dual role device.

In device mode, the OTGFS supports one bidirectional control endpoints, 3 IN endpoints, and 3 OUT endpoints, in which the endpoint 3 can be configured as endpoint 4; in hose mode, the OTGFS supports 8 host channels.



The OTGFS supports SOF pulse feature: a SOF pulse generates at a SOF packet, the pulse can output to the timer 2:

Suspend mode is supported. The OTGFS goes into power-saving mode after Suspend mode is entered.

As a device, a unified FIFO buffer is allocated for all OUT endpoints, and a separate FIFO buffer is provided to each of IN endpoints. As a host, a unified receive FIFO is allocated for all receive channels, a unified transmit FIFO for all non-periodic transmit channels, and a unified transmit FIFO for all periodic transmit channels.

OTGFS supports suspend mode. It enters this mode if a bus signal is not received within three minutes after the STOPPCLK bit is set in the OTGFS_PCGCCTL register; Besides, the PHY reception can be disabled by setting the LP_MODE bit in the OTGS_GCCFG register in order to reduce power consumption.

20.3 OTGFS clock and pin configuration

20.3.1 OTGFS clock configuration

The OTGFS interface has two clocks: USB control clock and APB bus clock. The USB full-speed device bus speed standard is $12\text{Mb/s} \pm 0.25\%$, so it is necessary to supply $48\text{MHz} \pm 0.25\%$ for the OTGFS to perform USB bus sampling.

OTGFS 48M clock source:

Divided by PLL

The PLL output frequency must ensure that the USBDIV (see CRM_CFG register) can be divided to 48MHz

Note: The APB clock frequency must be greater than 30 MHz when OTGFS is enabled.

20.3.2 OTGFS pin configuration

The OTGFS input/output pins are multiplexed with GPIOs. The GPIOs are used as OTGFS in one of the following conditions:


Table 20-1 OTGFS input/output pins

Pin	GPIO	Description
OTGFS_D-	PA11	Enable OTG in CRM, and PWRDOWN=1
OTGFS D+	PA12	Enable OTG in CRM, and PWRDOWN=1

20.4OTGFS interrupts

Figure 20-2 shows the OTGFS interrupt hierarchy. Refer to the OTGFS interrupt register (OTGFS GINTSTS) and OTGFS interrupt mask register (OTGFS GINTMSK).





20.5 OTGFS functional description

20.5.1 OTGFS initialization

If the cable is connected during power-on, the current operation mode bit (CURMOD bit) in the controller interrupt register indicates the current mode. The OTGFS controller enters host mode when A-type plug is connected or device mode when a B-type plug is connected.

This section explains the initialization of the OTGFS controller after power-on. The application must follow the initialization sequence, however in host or device mode. All controller global registers are initialized according to the controller configuration.

- 1. Program the following fields in the global AHB configuration register:
- Global interrupt mask bit = 0x1
- Non-periodic transmit FIFO empty level
- Periodic transmit FIFO empty level
- 2. Program the following fields in the global AHB configuration register:
- OTGFS GINTMSK.RXFLVLMSK = 0x0
- 3. Program the following fields in the OTGFS GUSBCFG register:



- Full-speed timeout standard bit
- USB turnaround time bit
- 4. The software must unmask the following bits in the OTGFS GINTMSK register:
- OTG interrupt mask
- Mode mismatch interrupt mask
- 5. The software can read the CURMOD bit in the OTGFS_GINTSTS register to determine whether the OTGFS controller is operating in host or device mode.

20.5.2 OTGFS FIFO configuration

20.5.2.1 Device mode

A dynamic FIFO alloction is required during power-on or USB reset. In device mode, the application must meet the following conditions before modifying FIFO SRAM allocation.

- OTGFS DIEPCTLx/ OTGFS DOEPCTLx.EPENA = 0x0
- OTGFS DIEPCTLx/ OTGFS DOEPCTLx.NAKSTS = 0x1

The TXFNUM bit in the OTGFS_GRSTCTL register is used to refresh the controller transmit FIFO. Refer to Section Refresh controller transmit FIFO for more information.

Attention should be paid to the following information during FIFO SRAM allocation:

(1) Receive FIFO SRAM allocation

- SRAM for SETUP Packets: 13 WORDs must be reserved in the receive FIFO to receive one SETUP Packet on control endpoint. The controller does not use these locations, which are reserved for SETUP packets.
- One WORD is to be reserved for global OUT NAK
- Status information is written to the FIFO along with each received packet. Therefore, a minimum space of (largest packet size/4) + 1 must be allocated to receive data packets. If several synchronous endpoints are enabled, at least two (largest packet size/4) + 1 spaces are needed to receive data packets. In most cases, two (largest packet size/4) + 1 spaces are recommended so that the USB can receive the subsequet packet while the previous packet is being transferred to the AHB. If there is a longer latecy on AHB, sufficient spaces must be reserved to receive multiple packets in order to prevent synchronous data packet loss.
- Transfer complete status information, along with the last packet for each endpoint, is also pushed to the FIFO
- One location must be reserved for the disable status bit of each endpoint
- Typically, two WORDs for each OUT endpoint are recommended.

(2) Transmit FIFO SRAM allocation

The minimum SRAM space required for each IN endpoint transmit FIFO is the maximum data packet size for that particular IN endpoint. The more the space allocated to the transmit IN endpoint FIFO, the better the USB performance, and this helps to avoid latency on the AHB line.

Table 20-2 OTGFS transmit FIFO SRAM allocation

FIFO name	SRAM size
Receive FIFO	rx_fifo_size, including setup packets, OUT endpoint control information and OUT data packets.
Transmit FIFO 0	tx_fifo_size[0]
Transmit FIFO 1	tx_fifo_size[1]
Transmit FIFO 2	tx_fifo_size[2]
Transmit FIFO i	tx_fifo_size[i]
0	

Configure the following registers according to the above mentioned:

- 1. OTGFS receive FIFO size register (OTGFS_GRXFSIZ)
- OTGFS GRXFSIZ.RXFDEP = rx fifo size
- 2. Endpoint 0 TX FIFO size register (OTGFS DIEPTXF0)
- OTGFS DIEPTXF0.INEPT0TXDEP = tx fifo size[0]
- OTGFS DIEPTXF0.INEPT0TXSTADDR = rx fifo size



- 3. Device IN endpoint transmit FIFO#1 size register (OTGFS_DIEPTXF1)
- OTGFS_DIEPTXF1.INEPTXFSTADDR = OTGFS_DIEPTXF0.INEPT0TXSTADDR + tx_fifo_size[0]
- 4. Device IN endpoint transmit FIFO#2 size register (OTGFS DIEPTXF2)
- OTGFS_DIEPTXF2.INEPTXFSTADDR=OTGFS_DIEPTXF1.INEPTXFSTADDR + tx_fifo_size[1]
- 5. Device IN endpoint transmit FIFO#i size register (OTGFS DIEPTXFi)
- OTGFS_DIEPTXFi.INEPTXFSTADDR=OTGFS_DIEPTXFi-1.INEPTXFSTADDR +tx_fifo_size[i-1]
- 6. After SRAM allocation, refresh transmit FIFO and receive FIFO to ensure normal FIFO running.
- OTGFS GRSTCTL.TXFNUM = 0x10
- OTGFS GRSTCTL.TXFFLSH = 0x1
- OTGFS GRSTCTL.RXFFLSH = 0x1

The application cannot perform other operations on the controller until the TXFFLSH and RXFFLSH bits are cleared.

20.5.2.2 Host mode

In host mode, the application must confirm the following status before changing FIFO SRAM allocation:

- All channels have been disabled
- All FIFOs are empty

After FIFO SRAM allocation is complete, the application must refreh all FIFOs in the controller through the TXFNUM bit in the OTGFS_GRSTCTL register.

After allocation, the FIFO pointers must be reset by refreshing operation to ensure normal FIFO running. Refer to Section Refresh controller tranmist FIFO for more information.

(1) Receive FIFO SRAM allocation

Status information is written to the FIFO along with each received packet. Therefore, a minimum space of (largest packet size/4) + 2 must be allocated to receive data packets. If more synchronous endpints are enabled, then at least two (largest packet size/4) + 2 spaces must be allocated to receive back-to-back packets. In most cases, two (largest packet size/4) + 2 spaces are recommended so that the USB can receive the subsequet packet while the previous packet is being transferred to the AHB. If there is a longer latecy on AHB, sufficient spaces must be reserved to receive multiple packets in order to prevent synchronous data packet loss.

Transfer complete status information and channel abort information, along with the last packet in the host channel is also pushed to the FIFO. Thus, two WORDs must be allocated for this.

(2) Transmit FIFO SRAM allocation

The minimum SRAM space required for the host non-periodic transmit FIFO is the largest packet size of all non-periodic OUT channels. The more the space allocated to the non-periodic FIFO, the better the USB performance, and this helps to avoid latency on the AHB line. Typically, two largest packet sizes of space is recommended so that the AHB can get the next data packet while the current packet is being transferred to the USB. If there is a longer latecy on AHB, sufficient spaces must be reserved to receive multiple packets in order to prevent synchronous data packet loss.

The minimum SRAM space required for the host periodic transmit FIFO is the largest packet size of all periodic OUT channels.

(3) Internal storage space allocation

Table 20-3 OTGFS internal storage space allocation

FIFO Name	Data SRAM Size
Receive FIFO	rx_fifo_size
Non-periodic transmit FIFO	tx_fifo_size[0]
Periodic transmit FIFO	tx_fifo_size[1]

Configure the following registers according to the above mentioned:

- 1. OTGFS receive FIFO size register (OTGFS GRXFSIZ)
- OTGFS GRXFSIZ.RXFDEP = rx fifo size



- 2. OTGFS Non-periodic TX FIFO size register (OTGFS GNPTXFSIZ)
- OTGFS GNPTXFSIZ.NPTXFDEP = tx fifo size[0]
- OTGFS GNPTXFSIZ. NPTXFSTADDR = rx fifo size
- 3. OTGFS host periodic transmit FIFO size register (OTGFS HPTXFSIZ)
- OTGFS HPTXFSIZ.PTXFSIZE = tx fifo size[1]
- OTGFS HPTXFSIZ.PTXFSTADDR = OTGFS GNPTXFSIZ.NPTXFSTADDR + tx fifo size[0]
- 4. After SRAM allocation, refresh transmit FIFO and receive FIFO to ensure normal FIFO running.
- OTGFS GRSTCTL.TXFNUM = 0x10
- OTGFS GRSTCTL.TXFFLSH = 0x1
- OTGFS GRSTCTL.RXFFLSH = 0x1
- The application cannot perform other operations on the controller until the TXFFLSH and RXFFLSH bits are cleared.

20.5.2.3 Refresh controller transmit FIFO

The application refreshes all transmit FIFOs through the TXFFLSH bit in the OTGFS GRSTCTL register:

- Check whether GINNAKEFF=0 or not in the OTGFS_GINTSTS register. If this bit has been cleared, write 0x1 to the OTGFS_DCTL.SGNPINNAK register. When the NACK valid interrupt is set, it means that the controller does not read FIFO.
- Wait until GINNAKEFF = 0x1 in the OTGFS_GINTSTS register, indicating that the NAK configuration has taken effect for all IN endpoints.
- Poll the OTGFS_GRSTCTL register and wait until AHBIDLE=1. AHBIDLE = H indicates that the controller does not write the FIFO.
- Confirm whether TXFFLSH = 0x0 or not in the OTGFS_GRSTCTL register. If TXFFLSH is cleared, write the transmit FIFO number to be refreshed into the OTGFS_GRSTCTL.TXFNUM register.
- Set TXFFLSH = 0x1 in the OTGFS GRSTCTL register, and wait until it is cleared.
- Set the CGNPINNAK bit in the OTGFS DCTL register.

20.5.3 OTGFS host mode

In host mode, an external voltage pump is required to supply VBUS continuously, for the controller is uable to provide 5V for VBUS internally.

20.5.3.1 Host initialization

The following steps must be respected to initialize the controller:

- 1. Unmask interrupt through the PRTINTMSK bit in the OTGFS GINTMSK register
- 2. Program the OTGFS HCFG register
- 3. Set PRTPWR = 0x1 in the OTGFS HPRT register to drive VBUS supply on the USB
- 4. Wait until that the PRTCONDETbit is set in the OTGFS_HPRT0 register, indicating that the device is connected to the port
- 5. Set PRTRST = 0x1 in the OTGFS_HPRT register to issue a reset operation
- 6. Wait for at least 10 ms to ensure the completion of the reset
- 7. Set PRTRST = 0x0 in the OTGFS_HPRT register
- 8. Wait for the interrupt (PRTENCHNG bit in the OTGFS HPRT register)
- 9. Read the PRTSPD bit in the OTGFS_HPRT register to get the enumeration speed
- 10. Configure the HFIR register according to the selected PHY clock value
- 11. Select the size of the receive FIFO by setting the OTGFS GRXFSIZ register
- 12. Select the start address and size of the non-periodic transmit FIFO by setting the OTGFS GNPTXFSIZ register
- 13. Select the start address and size of the periodic transmit FIFO by setting the OTGFS_HPTXFSIZ register

To communicate with the device, the application must enable and initialize at least one channel according to OTGFS channel initialization requirements.



20.5.3.2 OTGFS channel initialization

To communicate with the device, the application must enable and initialize at least one channel according to the following steps:

- 1. Unmask the following interrupts by setting the OTGFS_GINTMSK register:
- Non-periodic transmit FIFO empty for OUT transfers
- Non-periodic transmit FIFO half empty for OUT transfers
- 2. Unmask the interrupts of the selected channels by setting the OTGFS HAINTMSK register
- 3. Unmask the transfer-related interrupts in the host channel interrupt register by setting the OTGFS HCINTMSKx register
- 4. Configure the total transfer size (in bytes), and the expected number of the packets (including short packets) for the OTGFS_HCTSIZx register of the selected channel. The application must configure the PID bit according to the initial data PID (it is the PID on the first OUT transfer, or to be received from the first IN transfer)
- 5. Configure the transfer size to ensure that the transfer size of the channel is a multiple of the largest packet size
- 6. Configure the OTGFS_HCCHARx register of the selected channel according to the device endpoint characteristics such as type, speed and direction (the channel cannot be enabled by setting the enable bit until the application is ready for packet transfer or reception)

20.5.3.3 Halting a channel

The application can disable a channel by writing 0x1 to the CHDIS and CHENA bits in the OTGFS_HCCHARx register. This enables the host to refresh the summited requests (if any) and generates a channel halted interrupt. The application cannot re-allocate channels for other transactions until an interrupt is genearated in the OTGFS_HCINTx register (CHHLTD bit). Those transactions that have already been started on the USB line are not interrupted by the host.

Before disabling a channel, the application must ensure that there is at least one free space available in the non-periodic request queue (when disabling a non-periodic channel) or the periodic request queue (when disabling a periodic channel). The application can refresh the submitted requests when the request queue is full (before disabling the channel) by setting CHDIS=0x1, and CHENA=0 in the OTGFS HCCHARx register.

When there is a transaction input in the request queue, the controller will trigger a RXFLVL interrupt. The application must generate a channel halted interrupt through the OTGFS_GRXSTSP register.

The application is expected to abort a channel on any of the following conditions:

- When an interrupt (XFERC bit) is received in the OTGFS_HCINTx register during a non-periodic IN transfer
- When an STALL, XACTERR, BBLERR or DTGLERR interrupt in the OTGFS_HCINTx register is received for an IN or OUT channel
- When a DISCONINT (device disconnected) interrupt event is received in the OTGFS_GINTSTS register, the application must check the PRTCONSTS bit in the OTGFS_HPRT register. This is because when the device is disconnected with the host, the PRTCONSTS bit will be reset in the OTGFS_HPRT register. The application must initiate a software reset to ensure that all channels have been cleared. Once the device is reconnected, the host must start a USB reset.
- When the application needs to abort a transfer before normal completion

20.5.3.4 Queue depth

Up to 8 interrupt and synchronous transfer requests are supported in the periodic hardware transfer request queue; while up to 8 control and bulk transfer requests are allowed in the non-periodic hardwre transfer request queue.


Writing the transmit FIFO

Figure 20-3 shows the flow chart of writing the transmit FIFO. The OTGFS host automatically writes a request (OUT request) to the periodic/non-periodic request queue when writing the last one WORD packet. The application must ensure that at least one free space is available in the periodic/non-periodic



request queue before starting to write to the transmit FIFO. The application must always write to the transmit FIFO in WORD. If the packet size is not aligned with WORD, the application must use padding. The OTGFS host determines the actual packet size according to the programmed maximum packet size and transfer size.


Figure 20-3 Writing the transmit FIFO



Reading the receive FIFO

Figure 20-4 shows the flow chart of reading the receive FIFO. The application must ignore all packet statuses other than IN data packet (0x0010)







20.5.3.5 Special cases

(1) Handling babble conditions

The OTGFS controller handles two cases of babble: packet babble and port babble. Packet babble occurs if the device sends more than the largest packet size for the channel. Port babble occurs if the controller continues to receive data from the device at EOF2 (the end of frame 2, which is very close to SOF)

When the OTGFS controller detects a packet babble, it stops writing data to the receiver buffer and waits for the completion of packet. When it detects the end of packet, the OTGFS flushes the data already written in the receiver buffer and generates a babble interrupt.

When the OTGFS controller detects a port babble, it flushes the receive FIFO and disables the port. Then the controller generates a Port disable interrupt. Once receiving the interrupt, the application must determine that this is not caused by an overcurrent condition (another cause of the port disable interrupt)by checking the PRTOVRCACT bit in the OTGFS HPRT register, then perform a software reset. The controller does not send any more tokens if a port babble signal is detected.

(2) Handling device disconnected conditions

If the device is suddently disconnected, an interrupt is generated on a disconnect event (DISCONINT bit in the OTGFS GINTSTS register). Upon receiving this interrupt, the application must start a software reset through the CSFTRST in the OTGFS GRSTCTL register.

20.5.3.6 Host HFIR feature

The host frame interval register (HFIR) defines an interval between two consecutive SOFs (full-speed) or Keep-Alive tokens. This field contains the number of PHY clock for the required frame interval. This is maily used to adjust the SOF duration based on PHY clock frequencies.

Figure 20-5 shows the HFIR behavior when the HFIRRLDCTRL = 0x0 in the OTGFS HFIR register.




Figure 20-5 HFIR behavior when HFIRRLDCTRL=0x0


The sequence of operation is as follows:

- 1. After power-on reset, the current HFIR value set by the application is shown
- 2. The application loads a new value into the HFIR register
- 3. The HFIR downcounter is reloaded, so it will immediately restart counting to cause SOF synchronization loss
- Restart HFIR counter



- 5. The HFIR register receives a new programmed value
- 6. Obtain SOF synchronization again after the first SOF is generated using the HFIR new feature *Figure 20-6* shows the HFIR behavior when HFIRRLDCTRL=0x1 in the OTGFS HFIR register.

Figure 20-6 HFIR behavior when HFIRRLDCTRL=0x1



The sequence of operation is as follows:

- 1. After power-on reset, the current HFIR value set by the application is shown
- 2. The application loads a new HFIR value; the HFIR counter does not apply this new value, but continues counting until it reaches 0
- 3. The counter generates a SOF when it reaches 0 using the old HRIF value
- 4. the HFIR counter applies a new value
- 5. New HFIR value takes effect

The SOF synchronization resumes after going through above-mentioned stpes.

20.5.3.7 Initialize bulk and control IN transfers

Figure 20-7 shows a typical bulk or control IN transfer operation. Refer to channel 2 (ch_2) for more information. The assumptions are as follows:

- The application is attempting to receive two largest-packet-size packets (transfer size is 64 bytes)
- The receive FIFO contains at least one largest-packet-size packet and two status WORDs per each packet (72 bytes for full-speed transfer)
- The non-periodic request queue depth is 4

(1) Operation process for common bulk and control IN transfers

The sequence of operations shown in *Figure 20-7* is as follows:

- 1. Initialize channel 2 (according to OTGFS channel initialization requirements)
- 2. Set the CHENA bit in the OTGFS_HCCHAR2 register to write an IN request to the non-periodic request queue
- 3. The controller issues an IN token after completing the current OUT transfer
- 4. The controller generates a RXFLVL interrupt as soon as the receive packet is written into the receive FIFO
- 5. To handle the RXFLVL interrupt, mask the RXFLVL interrupt and read the received packet status to



determine the number of bytes received, and then read the receive FIFO. Following this step to unmask the RXFLVL interrupt

- 6. The controller generates the RXFLVL interrupt when the transfer complete status is written into the receive FIFO
- 7. The application must read the receive packet status, and ignore it when the receive packet status is not an IN data packet
- 8. The controller generats an XFERC interrupt as soon as the receive packet is read
- 9. To handle an XFERC interrupt, disable the channel (see Halting a channel) and stop writing the OTGFS_HCCHAR2 register. The controller writes a channel halted request to the non-periodic request queue once the OTGFS_HCCHAR2 register is written
- 10. The controller generates an RXFLVL interrupt as soon as the halt status is written to the receive FIFO
- 11. Read and ignore the receive packet status
- 12. The controller generates a CHHLTD interrupt as soon as the halt status is read from the receive FIFO
- 13. In response to the CHHLTD interrupt, the processor does not allocate the channel for other transfers.

(2) Handling interrupts

The following code describes the interrupt service routine related to the channel during bulk and control IN transfers

```
IN transfers
 Unmask (XACTERR/XFERC/BBLERR/STALL/DATATGLERR)
 if (XFERC)
     Reset Error Count
     Unmask CHHLTD
     Disable Channel
     Reset Error Count
     Mask ACK
     }
 else if (XACTERR or BBLERR or STALL)
     Unmask CHHLTD
     Disable Channel
     if (XACTERR)
         {
         Increment Error Count
         Unmask ACK
         }
     }
 else if (ChHltd)
     Mask CHHLTD
     if (Transfer Done or (Error_count == 3))
         De-allocate Channel
         }
     else
         Re-initialize Channel
         }
```



```
else if (ACK)
{
    Reset Error Count
    Mask ACK
}
else if (DATATGLERR)
{
    Reset Error Count
}
```

20.5.3.8 Initialize bulk and control OUT/SETUP transfers

Figure 20-7 shows a typical bulk or control transfer OUT/SETUP transfer operation. Refer to channel 1 (ch_1) for more information. It is necessary to send two bulk transfer OUT packets. The control transfer SETUP operation is the same, just the fact that it has only one packet. The assumptions are as follows:

- The application is attempting to send two largest-packet-size packets (transfer size is 64 bytes)
- The non-periodic transmit FIFO can store two packets (128 bytes for full-speed transfer)
- The non-periodic request queue depth is 4

(1) OUT/SETUP operation process for common bulk and control transfer

The sequence of operations shown in *Figure 20-7* is as follows:

- 1. Initialize channel 1 (according to OTGFS channel initialization requirements)
- 2. Write the first packet for channel 1
- 3. Along with the last WORD write, the controller writes a request to the non-periodic request queue
- 4. The controller sends an OUT token in the current frame as soon as the non-periodic queue becomes empty
- 5. Write the second packet (the last one) to the channel 1
- 6. The controller generate an XFERC interrupt as soon as the previous transfer is completed successufully
- 7. In response to the XFERC interrupt, the processor does not allocate the channel for other transfers.



Figure 20-7 Example of common Bulk/Control OUT/SETUP and Bulk/Control IN transfer Application USB AHB Host Device 1 init_reg(ch_1) init_reg(ch_2) Non-periodic Request Queue (1) write_tx_fifo (3) Assume that this queue (ch_1) MPS can hold 4 entries. 2 set_ch_en(ch_2) 2 write_tx_fifo (ch_1) ch_1 (5) MPS set_ch_en(ch_2) ch_2 OUTch_1 ch_2 DATA0 MPS set_ch_en(ch_2) ch_1 3 RXFLVL ACK interrupt ch_2 IN ch_2 read_rx_sts 1 MPS **(5**) ch_2 read_rx_fifo DATA0 ACKset_ch_en(ch_2) OUT-XFERCOMPL **6** interrupt DATA1 MPS RXFLVL interrupt De-allocate(ch_1) ACK MPS read_rx_stsre IN ad_rx_fifo **RXFLVL (6)** interrupt DATA1 XFERCOMPL read_rx_sts 7 ch_2 interrupt ACK Disable(ch_2) RXFLVL interrupt 10 CHHLTD read_rx_sts interrupt 12 De-allocate (ch_2)

(2) Handling interrupts

The following code describes the interrupt service routine related to the channel during bulk and control transfer OUT/SETUP operation

```
Unmask (NAK/XACTERR/NYET/STALL/XFERC)

if (XFERC)

{
    Reset Error Count
    Mask ACK
    De-allocate Channel
    }

else if (STALL)

{
    Transfer Done = 1
    Unmask CHHLTD
    Disable Channel
    }

else if (NAK or XACTERR or NYET)
    {
    Rewind Buffer Pointers
```

```
Unmask CHHLTD
    Disable Channel
    if (XactErr)
        {
        Increment Error Count
        Unmask ACK
    else
        Reset Error Count
    }
else if (CHHLTD)
    Mask CHHLTD
    if (Transfer Done or (Error_count == 3))
        De-allocate Channel
    else
        Re-initialize Channel (Do ping protocol for HS)
    }
else if (ACK)
    Reset Error Count
    Mask ACK
```

Notes:

- The application can only write the transmit FIFO when the transmit FIFO and request queue has free spaces. The application must check whether there is a free space in the transmit FIFO through the NPTXFEMP bit in the OTGFS GINTSTS register
- The application can only write a request when the request queue has fress spaces and wait until an XFERC interrupt is received

20.5.3.9 Initialize interrupt IN transfers

Figure 20-8 shows the operation process of a typical interrupt IN transfer. Refer to channel 2 (ch_2). The assumptions are as follows:

- The application is attempting to receive one largest-packet-size packet (transfer size is 64 bytes) from an odd frame
- The receive FIFO can store at least one largest-packet-size packet and two status WORDs per packet (1031 bytes for full-speed transfer)
- The periodic request queue depth is 4

(1) Common interrupt IN operation process

The sequence of operations shown in *Figure 20-8* (channel 2) is as follows:

- 1. Initialize channel 2 (according to OTGFS channel initialization requirements). The application must set the ODDFRM bit in the OTGFS_HCCHAR2 register
- 2. Set the CHENA bit in the OTGFS_HCCHAR2 register to write an IN request to the periodic request queue
- 3. The OTGFS host writes an IN request to the periodic request queue each time the CHENA is set in



the OTGFS HCCHAR2 register

- 4. The OTGFS host attempts to send an IN token in the next frame (odd)
- The OTGFS host generates a RXFLVL interrupt as soon as an IN packet is received and written to the receive FIFO
- 6. To handle the RXFLVL interrupt, read the received packet status to determine the number of bytes received, then read the receive FIFO. The application must mask the RXFLVL interrupt before reading the receive FIFO, and unmask the interrupt after reading the entire packet
- 7. The controller generates the RXFLVL interrupt when the transfer complete status is written to the receive FIFO. The application must read and ignore the receive packet when the receive packet is not an IN packet
- 8. The controller generates an XFERC interrupt as soon as the receive packet is read
- 9. To handle the XFERC interrupt, read the PKTCN bit in the OTGFS_HCTSIZ2 register. If the PKTCNT bit in the OTGFS_HCTSIZ2 is not equal to 0, disable the channel before re-initializing the channel for the next transfer. If PKTCNT == 0 in the OTGFS_HCTSIZ2 register, re-initialize the channel for the next transfer. In this case, the application must reset the ODDFRM bit in the OTGFS HCCHAR2 register.

(2) Handling interrupts

The following code describes the interrupt service routine related to the channel during interrupt IN transfer

```
Unmask (NAK/XACTERR/XFERC/BBLERR/STALL/FRMOVRUN/DATATGLERR)
if (XFERC)
 {
 Reset Error Count
 Mask ACK
 if (HCTSIZx.PKTCNT == 0)
   {
   De-allocate Channel
   }
 else
   {
   Transfer Done = 1
   Unmask CHHLTD
   Disable Channel
   }
else if (STALL or FRMOVRUN or NAK or DATATGLERR or BBLERR)
 {
 Mask ACK
 Unmask CHHLTD
 Disable Channel
 if (STALL or BBLERR)
   {
   Reset Error Count
   Transfer Done = 1
   }
 else if (!FRMOVRUN)
   Reset Error Count
   }
 }
else if (XACTERR)
```

```
{
  Increment Error Count
  Unmask ACK
  Unmask CHHLTD
 Disable Channel
 }
else if (CHHLTD)
 Mask CHHLTD
 if (Transfer Done or (Error count == 3))
    De-allocate Channel
 else Re-initialize Channel (in next b interval - 1 uF/F)
    }
 }
else if (ACK)
 {
 Reset Error Count
  Mask ACK
```

The application can only write a request to the same channel when the remaining space in the request queue reaches the number defined in the MC field, before switching to other channles (if any).

20.5.3.10 Initialize interrupt OUT transfers

Figure 20-8 shows a typical interrupt OUT transfer operation. Refer to channel 1 (ch_1). The assumptions are as follows:

- The application is attempting to send one largest-packet-size packe (transfer size is 64 bytes) starting from an odd frame
- The periodic transmit FIFO can store one packet (1KB bytes for full-speed transfer)
- The periodic request queue depth is 4


(1) Common interrupt IN operation process

The sequence of operations shown in Figure Figure 20-8 (channel 1) is as follows:

- 1. Initialize channel 1 (according to OTGFS channel initialization requirements). The application must set the ODDFRM bit in the OTGFS HCCHAR2 register
- 2. Write the first packet to the channel 1
- 3. Along with the last WORD write of each packet, the host writes a reques to the periodic request queue
- 4. The host sends an OUT token in the next frame (odd)
- 5. The host generates an XFERC interrupt after the last packet is transmitted successfully
- 6. In response to the XFERC interrupt, re-initialize the channel for the next transfer.

(2) Handling interrupts





The following code describes the interrupt service routine related to the channel during interrupt OUT transfers

```
Unmask (NAK/XACTERR/STALL/XFERC/FRMOVRUN)

if (XFERC)
{
Reset Error Count
Mask ACK
De-allocate Channel
}
else if (STALL or FRMOVRUN)
{
Mask ACK
Unmask CHHLTD
Disable Channel
if (STALL)
{
Transfer Done = 1
}
} else if (NAK or XACTERR)
{
Rewind Buffer Pointers
```

```
Reset Error Count
Mask ACK
Unmask CHHLTD
Disable Channel
}
else if (CHHLTD)
{
Mask CHHLTD
if (Transfer Done or (Error_count == 3))
{
De-allocate Channel
}
else
{
Re-initialize Channel (in next b_interval - 1 uF/F)
}
}
else if (ACK)
{
Reset Error Count
Mask ACK
}
```

Before switching to other channles (if any), the application can only write packets based on the number defined in the MC filed to the transmit FIFO and request queue when the transmit FIFO has free spaces. The application can determine whether the transmit FIFO has free spaces through the NPTXFEMP bit in the OTGFS GINTSTS register.

20.5.3.11 Initialize synchronous IN transfers

Figure 20-9 shows the operation process of a typical synchronous IN transfer. Refer to channel 2 (ch_2). The assumptions are as follows:

- The application is attempting to receive one largest-packet-size packet (transfer size is 1023 bytes), starting from the next odd frame
- The receive FIFO can store at least one largest-packet-size packet and two status WORDs per packet (1031 bytes for full-speed transfer)
- The periodic request queue depth is 4

(1) Common interrupt IN operation process

The sequence of operations shown in *Figure 20-9* (channel 2) is as follows:

- 1. Initialize channel 2 (according to OTGFS channel initialization requirements). The application must set the ODDFRM bit in the OTGFS_HCCHAR2 register
- 2. Set the CHENA bit in the OTGFS_HCCHAR2 register to write an IN request to the periodic request queue
- 3. The OTGFS host writes an IN request to the periodic request queue each time the CHENA is set in the OTGFS HCCHAR2 register
- 4. The OTGFS host attempts to send an IN token in the next frame (odd)
- 5. The OTGFS host generates a RXFLVL interrupt as soon as an IN packet is received and written to the receive FIFO
- 6. To handle the RXFLVL interrupt, read the received packet status to determine the number of bytes received, then read the receive FIFO. The application must mask the RXFLVL interrupt before reading the receive FIFO, and unmask the interrupt after reading the entire packet
- 7. The controller generates the RXFLVL interrupt when the transfer complete status is written to the receive FIFO. The application must read and ignore the receive packet when the receive packet is

not an IN packet (GRXSTSR.PKTSTS!= 0x0010)

- 8. The controller generates an XFERC interrupt as soon as the receive packet is read
- 9. To handle the XFERC interrupt, read the PKTCN bit in the OTGFS_HCTSIZ2 register. If the PKTCNT bit in the OTGFS_HCTSIZ2 is not equal to 0, disable the channel before re-initializing the channel for the next transfer. If PKTCNT == 0 in the OTGFS_HCTSIZ2 register, re-initialize the channel for the next transfer. In this case, the application must reset the ODDFRM bit in the OTGFS HCCHAR2 register.

(2) Handling interrupts

The following code describes the interrupt service routine related to the channel during synchronous IN transfers

```
Unmask (XACTERR/XFERC/FRMOVRUN/BBLERR)
if (XFERC or FRMOVRUN)
  if (XFERC and (HCTSIZx.PKTCNT == 0))
    Reset Error Count
    De-allocate Channel
   }
 else
    {
    Unmask CHHLTD
    Disable Channel
    }
 }
else if (XACTERR or BBLERR)
 {
  Increment Error Count
 Unmask CHHLTD
 Disable Channel
 }
else if (CHHLTD)
 Mask CHHLTD
  if (Transfer Done or (Error count == 3))
    De-allocate Channel
   }
  else
    {
    Re-initialize Channel
```

20.5.3.12 Initialize synchronous OUT transfers

Figure 20-9 shows a typical synchronous OUT transfer operation. Refer to channel 1 (ch_1). The assumptions are as follows:

- The application is attempting to send one largest-packet-size packet (transfer size is 1023 bytes) to every frame from the next odd frame
- The periodic transmit FIFO can store one packet (1KB bytes for full-speed transfer)
- The periodic request queue depth is 4

(1) Common interrupt IN operation process


The sequence of operations shown in Figure 20-9 (channel 2) is as follows:



- 1. Initialize channel 1 (according to OTGFS channel initialization requirements). The application must set the ODDFRM bit in the OTGFS HCCHAR2 register
- 2. Write the first packet to the channel 1
- 3. Along with the last WORD write of each packet, the host writes a reques to the periodic request queue
- 4. The OTGFS host sends an OUT token in the next frame (odd)
- 5. The host generates an XFERC interrupt after the last packet is transmitted successfully
- 6. In response to the XFERC interrupt, re-initialize the channel for the next transfer.

(2) Handling interrupts

Figure 20-9 shows an example of common synchronous OUT transfers



The following code describes the interrupt service routine related to the channel during synchronous OUT transfers

```
Unmask (FRMOVRUN/XFERC)

if (XFERC)

{
    De-allocate Channel
    }

else if (FRMOVRUN)

{
    Unmask CHHLTD
    Disable Channel
```

```
else if (CHHLTD)
{
    Mask CHHLTD
    De-allocate Channel
}
```

20.5.4 OTGFS device mode

20.5.4.1 Device initialization

The application must perform the following steps to initialize the controller during power-on or after switching a mode from host to device:

- 1. Program the following fields in the OTGFS_DCFG register
- Device speed
- Non-zero-length status OUT handshake
- Periodic frame interval
- 2. Clear the SFTDISCON bit in the OTGFS_DCTL register. The controller will start connection after clearing this bit
- 3. Program the OTGFS GINTMSK register to unmask the following interrupts:
- USB reset
- Enumeration done
- Early suspend
- USB suspend
- SOF
- 4. Wait for the USBRESET interrupt in the OTGFS_GINTSTS register. It indicates that a reset signal has been detected on the USB (lasting for about 10ms). Upon receiving this interrupt, the application must follow the steps defined in USB initialization on USB reset.
- 5. Wait for the ENUMDONE interrupt in the OTGFS_GINTSTS register. It indicates the end of USB reset. Upon receiving this interrupt, the application must read the OTGFS_DSTS register to determine the enumeration speed and perform the steps defined in Endpoint initialization on enumeration completion. At this time, the device is ready to accept SOF packets and perform control transfers on control endpoint 0.

20.5.4.2 Endpoint initialization on USB reset

This section describes the operations required for the application to perform when a USB reset signal is detected:

- 1. Set the NAK bit for all OUT endpoints
- OTGFS DOEPCTLx.SNAK = 0x1(for all OUT endpoints)
- 2. Unmask the following interrupt bits
- OTGFS DAINTMSK.INEP0 = 0x1(control IN endpoint 0)
- OTGFS_DAINTMSK.OUTEP0 = 0x1(control OUT endpoint 0)
- OTGFS DOEPMSK.SETUP = 0x1
- OTGFS DOEPMSK.XFERC = 0x1
- OTGFS_DIEPMSK.XFERC = 0x1
- OTGFS DIEPMSK.TIMEOUT = 0x1
- 3. To receive/transmit data, the device must peform Device initialization steps to initialize registers
- 4. Allocate SRAM for each endpoint
- Program the OTGFS_GRXFSIZ register to be able to receive control OUT data and SETUP data. If the allocated SRAM is equal to at least 1 largest-packet-size of control endpoint 0 + 2 WORDs (for the status of the control OUT data packet) +10 WORDs (for setup packets)



- Program the OTGFS_DIEPTXF0 register to be able to transmit control IN data. The allocated SRAM is equal to at least 1 largest-packet-size of control endpoint 0
- 5. Reset the device addres in the device configuration register
- 6. Program the following fields in the endpoint-specific registers to ensure that control OUT endpoint 0 is able to receive a SETUP packet
- OTGFS_DOEPTSIZ0.SUPCNT = 0x3(to receive up to 3 consecutive SETUP packets)

At this point, all initialization required to receive SETUP packets is done.

20.5.4.3 Endpoint initialization on enumeration completion

This section describes the operations required for the application to perform when an enumeration completion interrupt signal is detected:

- Upon detecting the enumeration completion interrupt signal, read the OTGFS_DSTS register to get the enumeration speed
- Program the MPS bit in the OTGFS_DIEPCTL0 register to set the maximum packet size. This
 operation is used to configure control endpoint 0. The maximum packet size for a control endpoint
 depends on the enumeration speed
- Unmask SOF interrupts.

At this point, the device is ready to receive SOF packets and has been configured to perform control transfers on control endpoint 0.

20.5.4.4 Endpoint initialization on SetAddress command

This section describes the operations required for the application to perform when the application receives a SetAddress command in a SETUP packet

- Program the OTGFS_DCFG register with the device address received in the SetAddress command
- Program the controller to send an IN packet

20.5.4.5 Endpoint initialization on SetConfiguration/SetInterface command

This section describes the operations required for the application to perform when the application receives a SetConfiguration / SetInterface command in a SETUP packet.

- When a SetConfiguration command is received, the application must program the endpoint registers according to the characteristics of the valid endpoints defined in the new configuration
- When a SetInterface command is received, the application must program the endpoint registers of the endpoints affected by this command
- Some endpoints that were valid in the pevious configuration are not valid in the new configuration. These invalid endpoints must be disabled
- Refer to Endpoint activation and USB endpoint deactivation for more information on how to activate or disable a certain endpoint
- Unmask the interrupt for each valid endpoint and mask the interrupts for all invalid endpoints in the DAINTMSK register
- Refer to OTGFS FIFO configuration for more information on how to program SRAM for each
- After all required endpoints are configured, the application must program the controller to send a status IN packet

At this point, the device controller has been ready to receive and transmit any type of data packet.

20.5.4.6 Endpoint activation

This section describes how to activate a device endpoint or configure an existing device endpoint to a new type.

1.Program the following bits in the OTGFS_DIEPCTLx register (for IN or bidirectional endpoints) or the OTGFS_DOEPCTLx register (for OUT or bidirectional endpoints)



- Largest packet size
- USB valid endpoint = 0x1
- Endpoint start data toggle (for interrupt and bulk endpoints)
- Endpoint type
- Transmit FIFO number
- 2. Once the endpoint is activated, the controller starts deconding the tokens issued to this endpoint and sends out a valid handshake for each valid token received for the endpoint

20.5.4.7 USB endpoint deactivation

This section describes how to deactivate an existing endpoint. Disable the suspended transfer before performing endpoint deactivation.

- Clear the USB valid endpoint bit in the OTGFS_DIEPCTLx register (for IN or bidirectional endpoints) or the OTGFS_DOEPCTLx register (for OUT or bidirectional endpoints)
- Once the endpoint is deactivated, the controller will ignore the tokens issued to this endpoint, which causes a USB timeout.

20.5.4.8 Control write transfers (SETUP/Data OUT/Status IN)

This section descrbies the steps required for control write transfers.

The application programming process is as follows:

- 1. When the SETUP bit is set in the OTGFS_DOEPINTx register, it indicates that a valid SETUP packet has been sent to the application, and data stage is initiated, see OUT data transfers. At the end of the SETUP stage, the application must rewrite 3 to the SUPCNT bit in the OTGFS_DOEPTSIZx register to receive the subsequent SETUP packet
- 2. If the last SETUP packet received before the generation of the SETUP interrupt indicates data OUT stage, program the controller to perform OUT transfers based on Asynchronous OUT data transfer operation
- 3. The application can receive up to 64-byte data for a single OUT data transfer of control endpoint 0. If the application expects to receive more than 64-byte data during data OUT stage, it must re-enable the endpoint to receive another 64-byte data, and it must contine this operation until the completion of all data reception in data stage
- 4. When the XFERC interrupt is set in the OTGFS_DOEPINTx register during the last OUT transfer, it indicates the end of data OUT stage of control transfer
- 5. Once the completion of data OUT stage, the application must perform the following steps:
- If the application needs to transfer a new SETUP packet, it must re-enable control OUT endpoints (refer to OUT data transfers)
 OTGFS DOEPCTLx.EPENA = 0x1
- To execute the received SETUP commands, the application must configure the corresponding registers in the controller. This is optional, depending on the received SETUP command type
- 6. During status IN stage, the application must follow the requirements of Non-periodic (for bulk and control) IN data transfers to program registers to perform data IN transfers
- 7. When the XFERC interrupt is set in the OTGFS_DOEPINTx register is set, it indicates that the status stage of control transfers is started. As soon as Data transfer complete mode and Status stage start bit are set in the receive FIFO packet status register, the controller generates an interrupt. The Transfer complete interrupt can be cleared through the XFERC bit in the OTGFS_DOEPINTx register Repeat above-mentioned steps until an interrupt (XFERC bit in the OTGFS_DIEPINTx register) is generated on the endpoint, which indicates the end of control write transfers.

20.5.4.9 Control read transfers (SETUP/Data IN/Status OUT)

This section descrbies the steps required for control read transfers.

The application programming process is as follows:

When the SETUP bit is set in the OTGFS_DOEPINTx register, it indicates that a valid SETUP
packet has been sent to the application, and data stage is initiated, see OUT data transfers. At the



end of the SETUP stage, the application must rewrite 3 to the SUPCNT bit in the OTGFS DOEPTSIZx register to receive the subsequent SETUP packet

- If the last SETUP packet received before the generation of the SETUP interrupt indicates data IN stage, program the controller to perform IN transfers based on Non-periodic IN data transfer operation
- The application can receive up to 64-byte data for a single IN data transfer of control endpoint 0. If the application expects to receive more than 64-byte data during data IN stage, it must re-enable the endpoint to receive another 64-byte data, and it must contine this operation until the completion of all data transfers in data stage
- Repeat above-mentioned steps until the XFERC interrupt is generated in the OTGFS_DIEPINTx register for each IN transfer on the endpoint
- When the XFERC interrupt is set in the OTGFS_DOEPINTx register during the last IN transfer, it indicates the end of data OUT stage of control transfer
- To execute data OUT transfer at status OUT stage, the application must configure the controller. This is optional.

The application must program the NZSTSOUTHSHK bit in the OTGFS_DCFG register, and then send data OUT transfer at status stage

The XFERC interrupt bit is set in the OTGFS_DOEPINTx register to indicate the end of status OUT stage of control transfer, marking the completion of control read transfers.

20.5.4.10 Control transfers (SETUP/Status IN)

This section describes the two-phase control transfer operation..

The application programming process is as follows:

- When the SETUP bit is set in the OTGFS_DOEPINTx register, it indicates that a valid SETUP packet
 has been sent to the application, and data stage is initiated, see OUT data transfers. At the end of
 the SETUP stage, the application must rewrite 3 to the SUPCNT bit in the OTGFS_DOEPTSIZx
 register to receive the subsequent SETUP packet
- 2. The application decodes the last SETUP packet received before the generation of the SETUP interrupt. If the SETUP packet indicates two-level control commands, the application must perform the following steps:
- Set OTGFS DOEPCTLx.EPENA = 0x1
- The application must program the registers in the controller to perform the received SETUP commands
- 3. For status IN stage, the application must program the registers based on Non-periodic (bulk and control) IN data transfers to perform data IN transfers
- 4. The XFERC interrupt bit is set in the OTGFS_DIEPINTx register to indicate the end of status IN stage of control transfers.

20.5.4.11 Read FIFO packets

This section describes how to read FIFO packets (OUT data and SETUP packets)

- 1. The application must read the OTGFS_GRXSTSP register as soon as the RXFLVL interrupt bit is detected in the OTGFS_GINTSTS register
- 2. The application can mask the RXFLVL interrupt bit in the OTGFS_GINTSTS register by setting RXFLVL = 0x0 in the OTGFS_GINTMSK register, until it has read the data packets from the receive FIFO
- 3. If the received packet byte is not 0, the byte count amount of data is popped from the receive data FIFO and stored in memory. If the received packet byte count is 0, no data is read from the receive data FIFO
- 4. The receive FIFO packet status reading indicates one of the following conditions:
- 5. Global OUT NAK mode: PKTSTS = Global OUT NAK, BCNT = 0x000, EPNUM = Dont Care (0x0) and DPID = Dont Care (0x00), indicating that the global OUT NAK bit has taken effect



- SETUP packet mode: PKTSTS = SETUP, BCnt = 0x008, EPNUM = Control EP Num and DPID = D0, indicating that a SETUP packet for the specified endpoint is now available for reading from the receive FIFO
- Setup stage done mode: PKTSTS = Setup Stage Done, BCNT = 0x0, EPNUM = Control EP Num and DPID = Don't Care (0x00), indicating the completion of the Setup stage for the specified endpoint, and the start of the data stage. After this request is popped from the receive FIFO, the controller triggers a Setup interrupt on the specified control OUT endpoint
- Data OUT packet mode: PKTSTS = DataOUT, BCnt =size of the received data OUT packet (0 ≤ BCNT ≤ 1024), EPNUM =Endpoint number on which the data packet was received, DPID =Actual data PID
- Data transfer complete mode: PKTSTS = Data OUT transfer done, BCNT = 0x0, EPNUM =OUT endpoint number on which the data transfer is complete, DPID = Don't Care (0x00). These data indicate that an OUT data transfer for the specified OUT endpoint has been complete. After this request is popped from the receive FIFO, the controller triggers a Transfer Completed interrupt on the specified OUT endpoint. PKTSTS code can be found in the OTGFS_GRXSTSR / OTGFS_GRXSTSP register
- 6. After the valid data is popped from the receive FIFO, the RXFLVL interrupt bit in the OTGFS GINTSTS register must be unmasked
- 7. Step 1-5 must be repeated each time the application detects the interrupt line due to the RXFLVL bit in the OTGFS_GINTSTS register. Reading an empty receive FIFO will result in unexpected behavior. *Figure 20-10* shows a flowchart.

Figure 20-10 Read receive FIFO wait until GINSTS.RXFLVL rd_data=rd_reg(GRXSTSP); Frame transfer completed? rcv_out_pkt() rd data.BCNT=0 dword cnt=B CNT[11:2]+(B mem[0:dword_cnt-CNT[1] | packet store in 1]=rd_rxfifo(rd_data.EPNU BCNT[0]) memory M,dword_cnt)

20.5.4.12 OUT data transfers

This section describes the internal data flow during data OUT and SETUP transfers, and how the application handles SETUP transfers.

(1) Setup transfers

This section describes how to handle SETUP data packets and the application's operating sequence of handling SETUP transfers. After power-on reset, the application must follow the OTGFS Initilization process to initialize the controller. Before communicating with the host, the application must initialize the



endpoints based on Device Initialization, and refer to Read FIFO packets for more information.

[Application requirements]

- 1. To receive a SETUP packet, the SUPCNT bit (OTGFS_DOEPTSIZx) on a control OUT endpoint must be programmed to be a non-zero value. When the application sets the SUPCNT bit to a non-zero value, the controller receives SETUP packets and writes them to the receive FIFO, irrespective of the NAK status bit and EPENA bit in the OTGFS_DOEPCTLx register. The SUPCNT bit is decremented each time the control endpoint receives a SETUP packet. If the SUPCNT bit is not programmed to a proper value before receiving a SETUP packet, the controller still receives the SETUP packet and decrementes the SUPCNT bit, but the application may not be able to determine the exact number of SETUP packets received in the SETUP stage of a control transfer.
- OTGFS DOEPTSIZx.SUPCNT = 0x3
- 2. The application must allocate some extra space for the receive data FIFO to ensure that up to three SETUP packets can be received on a control endpoint
- The space to be reserved is 13 WORDs. Four WORDs are required for one SETUP packet, one WORD is required for the Setup stage and 8 WORDs are required to store two extra SETUP packets among all control endpoints
- Four WORDs per SETUP packet are required to store 8-byte SETUP data and 4-byte Transfer completed status and 4-byte SETUP status (SETUP packet mode). The controller must reserve this space to receive data
- FIFO is used to write SETUP data only, and never for data packets
- 3. The application must read 2-WORDs SETUP packet from the receive data
- 4. The application must read and discard the Transfer Completed status WORD from the receive FIFO, and ignore the Transfer Completed interrupt due to this read operation.


[Internal data flow]

- 1. When a SETUP packet is received, the controller writes the received data to the receive FIFO, without checking whether there is available space in the receive FIFO, irrespective of the NAK and Stall bits on the control endpoints.
- The controller sets the IN NAK and OUT NAK bits for the control IN/OUT endpoints on which the SETUP packet was received.
- 2. For every SETUP packet received on the USB line, 3 WORDs of data are written to the receive FIFO, and the SUPCNT bit is decremented by 1 automatically.
- The first WORD contains control information used internally by the controller
- The second WORD contains the first 4 bytes of the SETUP command
- The third WORD contains the last 4 bytes of the SETUP command
- 3. When the SETUP stage switches to data IN/OUT stage, the controller writes a SETUP status done WORD to the receive FIFO, indicating the end of the SETUP stage.
- 4. The application reads the SETUP packegs through the AHB bus.
- 5. When the application pops the Setup stage done WORD from the receive FIFO, the controller interrupts the application through the SETUP interrupt bit in the OTGFS_DOEPINTx register, indicating that the application can start processing the SETUP packet received.
- 6. The controller clears the endpoint enable bit for control OUT endpoints.

[Application programming process]

- 1. Program the OTGFS DOEPTSIZx register
- OTGFS_DOEPTSIZx.SUPCNT = 0x3
- 2. Wait for the RXFLVL interrupt bit in the OTGFS_GINTSTS register and read and empty the data packets from the receive FIFO (Refer to Read FIFO packets for details). This operation can be repeated several times.
- 3. When the SETUP interrupt bit is set in the OTGFS_DOEPINTx register, it indicates that the SETUP data transfer has been completed successfully. Upon this interrupt, the application must read the OTGFS_DOEPTSIZx register to determine the number of SETUP packets received, and process the last received SETUP packet.





(2) Handling more than three consecutive SETUP packets

Per the USB 2.0 specification, typically, a host does not send more than three consecutive SETUP packets to the same endpoint during a SETUP packet error. However, the USB2.0 specification does not limit the number of consecutive SETUP packets a host can send to the same endpoint. If this condition occurs, the OTGFS controller generates an interrupt (B2BSTUP bit in the OTGFS_DOEPINTx register).

20.5.4.13 IN data transfers

This section describes the internal data flow during IN data transfers and how the application handles IN data transfers.

- 1. The application can either select a polling or an interrupt mode.
- In polling mode, the application monitors the status of the endpoint transmit data FIFO by reading the OTGFS_DTXFSTSx register to determine whether there is enough space in the data FIFO.
- In interrupt mode, the application must wait for the TXFEMP interrupt bit in the OTGFS_DIEPINTx register, and then read the OTGFS_DTXFSTSx register to determine whether there is enough space in the data FIFO.
- To write a single non-zero-length data packet, there must be enough space to write the entire data packet in the data FIFO.
- To write zero-length data packet, the application does not need to check the FIFO space.
- 2. Either way, when the application determines that there is enough space to write a transmit packet, the



application can first write into the endpoint control register before writing the data into the data FIFO. Normally, except for setting the endpoint enable bit, the application must do a read modify write on the OTGFS_DIEPCTLx register to avoid modifying the contents of the register. If the space is enough, the application can write multiple data packets for the same endpoint into the transmit FIFO. For the periodic IN endpoints, the application must write packets for only one frame. It can write packets for the next periodic transfer only after the previous transfer has been completed.

20.5.4.14 Non-periodic (bulk and control) IN data transfers

To initialize the controller after power-on reset, the application must perform the steps list in OTGFS Initialization. Before communicating with a host, the controller must follow the steps defined in Device Initialization to initialize endpoints.

[Application requirements]

- 1. For IN transfers, the Transfer Size bit in the Endpoint Transfer Size register indicates a payload that contains multiple largest-packet-size packets and a short packet. This short packet is transmitted at the end of the transfer.
- To transmit several largest-packet-size packets and a short packet:

Transfer size [epnum] = $n * mps[epnum] + sp (n is an integer \ge 0 and 0 \le sp < mps[epnum])$

If (sp > 0), then packet count [epnum] = n + 1. Otherwise, packet count [epnum] = n

To transmit a single zero-length data packet:

Transfer size [epnum] = 0x0

Packet count [epnum] = 0x1

• To transmit several largest-packet-size packets and a zero-length data packet (at the end of the transfer), the application must split the transfer into two parts. First send the largest-packet-size packets and then the zero-length data packet alone.

First transfer: Transfer size [epnum] = n * mps[epnum]; Packet count = n;

Second transfe: Transfer size [epnum] = 0x0; Packet count = 0x1;

- 2. If an endpoint is enabled for data transfers, the controller updates the Transfer size register. At the end of the IN transfer (indicated by endpoint disable interrupt bit), the application must read the Transfer size register to determine how much data in the transmit FIFO have already been sent on the USB line.
- 3. Data fetched in the transmit FIFO = Application-programmed initial transfer size Controller-updated final transfer size
- Data transmitted on USB = (Application-programmed initial packet count Controller-updated final packet count) * mps[epnum]
- Data to be transmitted on USB = Application-programmed initial transfer size Data transmitted on USB

[Internal data flow]

- 1. The application must set the transfer size and packet count bits in the endpoint control registers and enable the endpoint to transmit the data.
- 2. The application must also write the required data to the transmit FIFO of the endpoint.
- 3. Each time a data packet is sent to the transmit FIFO by the application the transfer size for this endpoint is decremented with the packet size. The application must continue to write data until the transfer size of the endpoint becomes 0. After writing data to the FIFO, the "packet count in the FIFO" is incremented (this is a 3-bit count for each IN endpoint transmit FIFO data packet, which is internally maintained by the controller. For an IN endpoint FIFO, the maximum number of packets maintained by the controller at any time is 8). For non-zero-length packets, a separate flag is set for each FIFO, without any data in the FIFO.
- 4. After the data is written to the transmit FIFO, the controller reads them upon receiving an IN token. For each non-synchronous IN data packet transmitted with an ACK handshake signal, the number of packets for the endpoint is decremented by 1, until the packet count becomes 0. The packet count is not decremented due to a timeout.
- 5. For zero-length data packets (indicated by an internal zero-length flag), the controller sends zero-



length packets according to the IN token, and the packet count is decremented automatically.

- 6. If there are no data in the FIFO on a received IN token and the packet count for the endpoint is 0, the controller generates an "IN token received when FIFO is empty" interrupt, and the NAK bit for the endpoint is not set. The controller responds with a NAK handshake signal to the non-synchronous endpoints on the USB.
- 7. The controller rewinds the FIFO pointers internally and no tiemput interrupt is generated except for the control IN endpoints.
- 8. When the transfer size is 0 and the packet count is also 0, the Transfer completed interrupt is generated and the endpoint enable bit is cleared.

[Application programming sequence]

- 1. Program the OTGFS_DIEPTSIZx register according to the transfer size and the corresponding packet count.
- 2. Program the OTGFS_DIEPCTLx register according to the endpoint characteristics and set the CNAK and endpoint enable bits.
- 3. While sending non-zero-length data packets, the application must poll the OTGFS_DTXFSTSx register (where n is the FIFO number related to that endpoint) to determine whether there is enough space in the data FIFO. The application can also use the TXFEMP bit in the OTGFS_DIEPINTx register before writing data.

20.5.4.15 Non-synchronous OUT data transfers

To initialize the controller after power-on reset, the application must perform the steps list in "OTGFS Initialization". Before communicating with a host, the application must initialize endpoints based on the process described in "Endpoint Initialization" and by referring to "Read FIFO packets". This section describes a regular non-synchronous OUT transfers (control, bulk or interrupt transfers).

[Application requirements]

1. For OUT data transfers, the transfer size of the endpoint transfer register must be set to a multiple of the largest packet size for the endpoint, and adjusted to the WORD boundary.

```
if (mps[epnum] mod 4) == 0
transfer size[epnum] = n * (mps[epnum]) //WORD Aligned
else
transfer size[epnum] = n * (mps[epnum] + 4 - (mps[epnum] mod 4)) //Non WORD
Aligned
packet count[epnum] = n
n > 0
```

- 2. Whine an OUT endpoint interrupt occurs, the application must read the endpoint's transfer size register to calculate the size of the data in the memory. The received payload size must be less than the programmed transfer size.
- Payload size in memory = Application-programmed initial transfer size Controller-updated final transfer size
- Number of USB packets the payload was received = Application-programmed initial packet count
 Controller-updated final packet count

[Internal data flow]

- 1. The application must set the transfer size and packet count bits in the endpoint control registers, clear the NAK bit, and enable the endpoint to receive the data.
- 2. Once the NAK bit is cleared, the controller starts receiving data and writes it to the receive FIFO as long as there is available space in the receive FIFO. For each data packet received on the USB line, the data packet and its status are written to the receive FIFO. The packet count is decremented by 1 each time a packet (largest packet size or a short packet) is written to the receive FIFO.
- OUT data packets received with Bad Data CRC are emptied from the receive FIFO
- After sending an ACK to the data packet on the USB, the controller discards non-synchronous OUT data packets that the host (which cannot detect the ACK) re-transmits. The application does



not detect multiple consecutive OUT data packets on the same endpoint with the same data PID. In this case, the packet count is not decremented.

- If there is no space in the receive FIFO, synchronous or non-synchronous data packets are ignored and not written to the receive FIFO. Besides, the non-synchronous OUT tokens receive a NAK handshake response.
- In all the above-mentioned cases, the packet count is not decremented because no data is written to the receive FIFO.
- 3. When the packet count becomes 0 or when a short packet is received on the endpoint, the NAK bit for the endpoint is set. Once the NAK bit is set, the synchronous or non-synchronous data packets are ignored and not written to the receive FIFO, and non-synchronous OUT tokens receive a NAK handshake response.
- 4. After the data is written to the receive FIFO, the application reads the data from the receive FIFO and writes it to the external memory, once packet at a time per endpoint.
- 5. At the end of data packet write to the external memory, the transfer size for the endpoint is decremented with the size of the written packet.
- 6. The OUT data transfer completed mode for an OUT endpoint is written to the receive FIFO one one of the following conditions:
- The transfer size and packet count are both 0
- The last OUT data packet written to the receive FIFO is a short packet (0 ≤ data packet size < largest packet size)
- 7. When the application pops this entry (OUT data transfer complete), a transfer completed interrupt is generated and the endpoint enable bit is cleared.


[Application programming sequence]

- 1. Program the OTGFS_DOEPTSIZx register with the transfer size and the corresponding packet count.
- 2. Program the OTGFS_DOEPCTLx register with the endpoint characteristics, and set the endpoint enable and ClearNAK bits.
- OTGFS DOEPCTLx.EPENA = 0x1
- OTG-DOEPCTLx.CNAK = 0x1
- 3. Wait for the RXFLVL interrupt in the OTGFS_GINTSTS register, and read out all data packets from the receive FIFO.
- This step can be repeated, depending on the transfer size
- 4. When the XFERC interrupt is set in the OTGFS_DOEPINTx register, it indicates a successful completion of the non-synchronous OUT data transfer. Read the OTGFS_DOEPTSIZx register to determine how much data has been received.

[Bulk OUT transfer]

Figure 20-12 describes the reception of a single bulk OUT data packet from the USB to the AHB and shows the events involved in the process.





After a SetConfiguration/SetInterface command is received, the application initializes all OUT endpoints by setting CNAK = 0x1 and EPENA = 0x1 in the OYG_DOEPCTLx register, and setting the XFERSIZE and PKTCNT bits in the OTGFS_DOEPTSIZx register.

- 1. The host attempts to send data (OUT token) to the endpoint
- 2. When the controller receives the OUT token on the USB, it stores data in the receive FIFO because the FIFO has free space.
- 3. Upon writing the complete data in the receive FIFO, the controller then triggers the RXFLVL interrupt bit in the OTGFS_GINTSTS register.
- 4. Upon receiving the packet count of USB packets, the controller internally sets the NAK bit for the endpoint to prevent it from receiving any more packets.
- 5. The application processes the interrupt and reads the data from the receive FIFO.
- 6. When the application reads all the data (equivalent to XFERSIZE), the controller generates an XFERC interrupt in the OTGFS_DOEPINTx register.
- 7. The application processes the interrupt and uses the XFERC bit in the OTGFS_DOEPINTx register to judge that the expected transfer is already complete.

20.5.4.16 Synchronous OUT data transfers

To initialize the controller after power-on reset, the application must perform the steps list in "OTGFS Initialization". Before communicating with a host, the application must initialize endpoints based on the process described in "Endpoint Initialization" and by referring to "Read FIFO packets". This section describes a regular synchronous OUT transfers.

[Application requirements]



- 1. All the application requirements are the same as that of non-synchronous OUT data transfers.
- 2. For synchronous OUT data transfers, the transfer size and packet count must be set to the number of the largest-packet-size packets that can be received in a single frame and not exceed this size. Synchronous OUT data transfer cannot span more than one frame.
- 1 ≤ packet count [epnum] ≤ 3
- 3. If the device supports the synchronous OUT endpoints, the application must read all synchronous OUT data packets from the receive FIFO before the end of the periodic frame (EOPF interrupt in the OTGFS_GINTSTS register)
- 4. To receive data in the subsequent frame, an synchronous OUT endpoint must be enabled before the generation of the EOPF and SOF interrupt in the OTGFS GINTSTS register.

Internal data flow

- 1. The internal data flow for the synchronous OUT endpoints is the same as that for the non-synchronous OUT endpoints, just for a few differences.
- 2. When the synchronous OUT endpoint is enabled by setting the endpoint enable bit and by clearing the NAK bit, the even/odd frame bits are also set properly. The controller can receive data on an synchronous OUT endpoint in a particular frame only when the following condition is met:
- Even/Odd microframe (OTGFS_DOEPCTLx) =SOFFN[0] (OTGFS_DSTS)
- 3. When the application completely reads the synchronous OUT data packet (data and status) from the receive FIFO, the controller updates the RXDPID bit in the OTGFS_DOEPTSIZx register based on the data PID of the last synchronous OUT data packet read from the receive FIFO.

[Application programming sequence]

- 1. Program the transfer size and the corresponding packet count of the OTGFS_DOEPTSIZx register
- 2. Program the OTGFS_DOEPCTLx register with the endpoint enable, ClearNAK and Even/Odd frame
- Endpoint enable = 0x1
- CNAK = 0x1
- Even/Odd frame = (0x0: Even; 0x1: Odd)
- 3. Wait for the RXFLVL interrupt in the OTGFS_GINTSTS register, and read all the data packets from the receive FIFO. See "Read FIFO" for more information
- This step can be repeated several times, depending on the transfer size
- 4. When the XFERC interrupt is set in the OTGFS_DOEPINTx register, it indicates the completion of the synchronous OUT data transfers. But this interrupt does not necessarily mean that the data in memory are good.
- 5. This interrupt signal cannot always be detected by the synchronous OUT data transfers. However, the application can detect the INCOMPISOOUT interrupt in the OTGFS_GINTSTS register. See "Incomplete synchronous OUT data transfers" for more information.
- 6. Read the OTGFS_DOEPTSIZx register to determine the received transfer size and to determine whether the data received in the frame are valid or not. The application must treat the data received in memory as valid only when one of the following conditions is met:
- OTGFS_DOEPTSIZx.RxDPID = 0xD0 and the USB packet count in which the payload was received =0x1
- OTGFS_DOEPTSIZx.RxDPID = 0xD1 and the USB packet count in which the payload was received =0x2
- OTGFS_DOEPTSIZx.RxDPID = 0xD2 and the USB packet count in which the payload was received =0x3

The number of USB packets in which the payload was received= Application-programed initial packet count – Controller-updated final packet count

The application discards invalid data packets.



20.5.4.17 Enable synchronous endpoints

After sending a Set interface control command to the device, a host enables the synchronous endpoints. Then the host can send the initial synchronous IN token in any frame before transmission in the sequence of BInterval.

Instead, synchronous support in the OTGFS controller is based on a single-transfer level. The application must re-configure the controller on every frame. The OTGFS controller enables the synchronous endpoint of the frame before the frame to be transmitted.

For example, to send data on the frame n, enable the endpoint of the frame n-1. Additionally, the OTGFS controller schedules the synchronous transfers by setting Even/Odd frame bits.

[Synchronous IN tramsfer interrupt]

The following interrupts must be processed to ensure successful scheduling of the synchronous transfers.

- XFERC interrupt in the OTGFS DIEPINTx register (for endpoints)
- OTG INCOMPISOIN interrupt in the OTGFS GINTSTS register (for global interrupts)

[Handling synchronous IN transfers]

The following steps must be performed to handle a synchroniys IN transfer:

- 1. Unmask the incompISOOUT interrupt in the OTGFS_GINTSTS register by setting the INCOMISOINMSK interrupt bit in the OTGFS GINTMSK register
- 2. Unmask the XFERC interrupt in the OTGFS_DIEPINTx register by setting the XFERCMSK bit in the OTGFS_DIEPMSK register
- 3. Enable synchronous endpoints with the following steps:
- Program the OTGFS DIEPTSIZx register

OTGFS_DIEPTSIZx.XFERSIZE= n * OTGFS_DIEPCTLx.MPS + sp, where 0 <= n <= 3 and 0 <= sp <OTGFS_DIEPCTLx.MPS. When the transfer size in a frame is less than that of the MPS bit in the OTGFS_DIEPCTLx register, n=0; When the transfer size in a frame is a multiple of that of the MPS bit in the OTGFS_DIEPCTLx register, sp=0.

OTGFS DIEPTSIZx.PKTCNT = 0x1

The MC bit in the OTGFS_DIEPTSIZx register is set the same value as that of the PKTCNT bit in the OTGFS_DIEPTSIZx register.

Program the OTGFS DIEPCTLx register

Read the OTGFS DSTS register to determine the current frame number

Program the OTGFS DIEPCTLx with the maximum packet size (MPS bit)

Set USBACTEP = 0x1 in the OTGFS_DIEPCTLx register

Set EPTYPE = 0x1 in the OTGFS DIEPCTLx register, marking synchornization

Set the FIFO number of the endpoint through the TXFNUM bit in the OTGFS_DIEPCTLx register Set CNAK = 0x1 in the OTGFS_DIEPCTLx register

If.SOFFN[0] = 0x0 in OTGFS_DSTS, then SETEVENFR = 0x1 in OTGFS_DIEPCTLx (otherwise, SETEVENFR = 0x1 in OTGFS_DIEPCTLx)

If SOFFN[0] = 0x1 in $OTGFS_DSTS$, then SETODDFR = 0x1 in $OTGFS_DIEPCTLx$ (otherwise, SETODDFR = 0x0 in $OTGFS_DIEPCTLx$)

Set EPENA = 0x1 in OTGFS DIEPCTLx

4. Write endpoint data to the corresponding transmit FIFO

For example, write address ranges are as follows:

- EP1 corresponding to 0x2000 0x2FFC
- EP2 corresponding to 0x3000 0x3FFC
- EP3 corresponding to 0x3000 0x3FFC
- ..
- 5. Wait for interrupts



- When an interrupt is generated (XFERC bit in OTGFS_DIEPINTx register), clear the XFERC interrupt; For the following transaction, repeat step 3-5 until the completion of data transfers.
- When an interrupt is generated (INCOMPISOIN bit in OTGFS_GINTSTS register), clear the INCOMPISOIN interrupt; For any synchronous IN endpoint, when Odd/Even bits match the current frame number bit 0, and when the endpoint remains enabled, the controller generates an interrupt at the end of the frame. This interrupt is generated on one of the following conditions:
 - (1) There is no token in a frame
 - (2) Late data write to the receive FIFO. An IN token has arrived before the completion of data write
 - (3) IN token error

The INCOMPISOIN interrupt in the OTGFS_GINTSTS register is a global interrupt. Therefore, when more than one synchronous endpoints are in active state, the application must determine which one of the synchronous IN endpoints has not yet completed data transfers.

To achieve this, read the DSTS and DIEPCTLx bits of all synchronous endpoints. If the current endpoing has been enabled, and the read value of the SOFFN bit in the OTGFS_DSTS register is equal to the target frame number of the endpoint, it indicates that this endpoint has not finished data transfers. The application must keep track of nd update the target frame number of the synchronous endpoint.

If data transfer is not yet complete on an endpoint, then Odd/Even bits have to be toggled.

Next:

- (1) When the DPID is set to 1 (an odd frame) in the OTGFS_DIEPCTLx register, write 1 to the SETD0PID bit in the OTGFS_DIEPCTLx register makes it an even frame, then data transmission starts when there is an IN token input in the next frame.
- (2) When the DPID is set to 0 in the OTGFS_DIEPCTLx register, write 1 to the SETD1PID bit in the OTGFS_DIEPCTLx register makes it an odd frame, then data transmission starts when there is an IN token input in the next frame.

20.5.4.18 Incomplete synchronous OUT data transfers

To initialize the controller after power-on reset, the application must perform the steps list in OTGFS Initialization. Before communicating with a host, the controller must follow the steps defined in Endpoint Initialization to initialize endpoints. This section describes the application programming sequence when the controller drops synchronous OUT data packets.

[Internal data flow]

- 1. For synchronous OUT endpoints, the XFERC interrupt (in the OTGFS_DOEPINTx register) may not always be generated. If the controller drops synchronous OUT data packets, the application may fail to detect the XFERC interrupt in the OTGFS_DOEPINTx register.
- When the receive FIFO cannot accommodate the complete ISO OUT data packet, the controller drops the received ISO OUT data.
- When the synchronous OUT data packet is received with CRC errors.
- When the synchronous OUT token received by the controller is corrupted.
- When the application is very slow in reading the receive FIFO
- 2. When the controller detects the end of periodic frames before transfer complete to all synchronous OUT endpoints, an interrupt of incomplete synchronous OUT data is generated, indicating that an XFERC interrupt in the OTGFS_DOEPINTx register is not set on at least one of the synchronous OUT endpoints. At this point, the endpoint with the incomplete data transfer remains enabled, but no valid transfers are in progress on this endpoint.

[Application programming sequence]

- 1. The assertion of the incomplete synchronous OUT data interrupt indicates that at least one synchronous OUT endpoint has an incomplete data transfer in the current frame.
- 2. If this occurs because the synchronous OUT data is not completely read out from the endpoint, the application must empty all synchronous OUT data (data and status) in the receive FIFO before proceeding.
- When all data are read from the receive FIFO, the application can detect the XFERC interrupt in the OTGFS DOEPINTx register. In this case, the application must re-enable the endpoint to



receive the synchronous OUT data in the enxt frame by following the steps listed in "SETUP/Data IN/Status OUT"

- 3. When it receives an incomplete synchronous OUT data interrupt, the application must read the control registers of all synchronous OUT endpoints to determine which one of the endpoints has an incomplete data transfer in the current frame. An endpoint transfer is regarded as incomplete if both of the following conditions are met:
- OTGFS DOEPCTLx. Even/Odd frame bit= OTGFS DSTS.SOFFN[0]
- OTGFS DOEPCTLx. Endpoint enable = 0x1
- 4. The pervious step must be performed before the SOF interrupt of the GINTSTS register is detected to ensure that the current frame number is not changed.
- 5. For synchronous OUT endpoints with incomplete transfers, the application must drop the data in memory, and disable the endpoint through the endpoint disable bit in the OTGFS_DOEPCTLx register.
- 6. Wait for the endpoint disable interrupt in the OTGFS_DOEPINTx register, and enable the endpoint to receive new data in the next frame by following the steps listed in "SETUP/Data IN/Status OUT". Because the controller can take some time to disable the endpoint, the application may not be able to receive the data in the next frame after receiving wrong synchronous data.

20.5.4.19 Incomplete synchronous IN data transfers

This section describes how the application behaves on incomplete synchronous IN transfers.

[Internal data flow]

- 1. Synchronous IN transfers are incomplete on one of the following conditions:
- The controller receives corrupted synchronous IN tokens from more than one synchronous IN endpoints. In this case, the application can detect the incomplete synchronous IN transfer interrupt in the GINTSTS register.
- The application is slow in writing complete data to the transmit FIFO, and an IN token is received before the completion of data write. In this case, the application can detect the INTKNTXFEMP interrupt in the OTGFS_DIEPINTx register. The application ignores this interrupt, which will result in the generation of the incomplete synchronous IN transfer interrupt (in OTGFS_GINTSTS register). The controller responds to the received IN token by sending a zero-length data packet to the USB.
- 2. Either way, the application must stop writing the transmit FIFO as soon as possible.
- 3. The application must set the NAK and disable bits of the endpoints.
- 4. The controller disables the endpoint, clears the disable bit, and triggers the endpoint disable interrupt.

[Application programming sequence]

- 1. When the transmit FIFO becomes empty, the application ignores the INTKNTXFEMP interrupt (in the OTGFS_DIEPINTx register) from any synchronous IN endpoint because this can trigger the incomplete synchronous IN interrupt.
- 2. The incomplete synchronous IN transfer interrupt (in the OTGFS_GINTSTS register) indicates that at least one synchronous IN endpoint is with incomplete synchronous IN transfers.
- 3. The application must read the endpoint control registers of all synchronous IN endpoints to determine which one is with incomplete synchronous IN transfers.
- 4. The application must write data to the periodic transmit FIFO of the endpoint.
- 5. Disable theses endpoits by setting the following bits in the OTGFS_DIEPCTLx register
- OTGFS_DIEPCTLx.SETNAK = 0x1
- OTGFS_DIEPCTLx. endpoint enable = 0x1
- 6. The endpoint disable interrupt in the DIEPINTx register indicates that the controller has disabled the endpoint.
- 7. At this point, the application must empty the data in the associated transmit FIFO or overwrite the existing data in the FIFO by enabling the endpoint for a new transfer in the next frame. The application must refresh the data through the OTGFS_GRSTCTL register.



20.5.4.20 Periodic IN (interrupt and synchronous) data transfers

This section describes a typical periodic IN data transfer.

To initialize the controller after power-on reset, the application must perform the steps list in OTGFS Initialization. Before communicating with a host, the controller must follow the steps defined in Endpoint Initialization to initialize endpoints.

[Application requirements]

- 1. Application requirements in "Non-periodic (bulk and control) IN data transfers" also apply to periodic IN data transfers, except for a slight difference of requirement 2.
- The application can only transmit multiples of largest-packet-size data packets, and a short packet. To transmit several largest-packet-size data packets and a short packet, the following conditions must be met:

Transfer size [epnum] = n * mps[epnum] + sp (where n and i are integers ≥ 0 , and $0 \leq sp < mps[epnum]$) If (sp > 0), packet count [epnum] = n + 1. Otherwise, packet count [epnum] = n, mc[epnum] = packet count [epnum]

- The application cannot transmit a zero-length data packet at the end of a transfer. But it can transmit a single zero-length data packet in itself, provided packet count [epnum] = 1, mc[epnum] = packet count [epnum]
- 2. The application can only schedule data transfers of one frame at a time
- (OTGFS_DIEPTSIZx.MC 1) * OTGFS_DIEPCTLx.MPS ≤OTGFS_DIEPTSIZx.XFERSIZ
 ≤OTGFS_DIEPTSIZx.MC * OTGFS_DIEPCTLx.MPS
- OTGFS DIEPTSIZx.PKTCNT = OTGFS DIEPTSIZx.MC
- If OTGFS_DIEPTSIZx.XFERSIZ < OTGFS_DIEPTSIZx.MC * OTGFS_DIEPCTLx.MPS, the last data packet of the transfer is a short packet.
- 3. For periodic IN endpoints, one-frame data must be prefetched before the data transfer in the next frame. This can be done by enabling periodic IN endpoint 1 frame before the scheduling of the frame to be transmitted.
- 4. The complete data to be transmitted in a frame must be written to the transmit FIFO by the application before the periodic IN token is received. Even when one-WORD data to be transmitted per frame is missing in the transmit FIFO while the periodic IN token is received, the controller behaves as when the FIFO is empty. When the transmit FIFO is empty, a zero-length data packet would be transmitted on the USB, and An NAK handshake signal would be transmitted for INTR IN endpoints.

[Internal data flow]

- 1. The application must set the transfer size and packet count bits of the endpoint registers, and enable the endpoint to transmit the data.
- 2. The application must also write the required data to the associated transmit FIFO.
- 3. Each time the application writes a packet to the transmit FIFO, the transfer size for the endpoint is decremented by the packet size. Continue to write data until the transfer size for the endpoint becomes 0
- 4. When an IN token for a periodic endpoint is received, the application writes the data to the FIFO (If any). If the complete data for the frame is not present in the FIFO, the controller generates an INTKNTXFEMP interrupt.
- A zero-length data packet is transmitted on the USB for synchronous IN endpoints
- An NAK handshake signal is transmitted on the USB for interrupt IN endpoints.
- 5. The packet count for the endpoints is decremented by one under the following conditions:
- For synchronous endpoints, when a zero-or non-zero-length data packet is transmitted
- For interrupt endpoints, when an ACK handshake is transmitted
- When the transfer size and packet count are both 0, the transfer complete interrupt for the endpoint is generated and the endpoint enable bit is cleared.
- 6. In the "Periodic frame interval" (by the PERFRINT bit in the OTGFS_DCFG register), when the controller finds non-emtpy any one of the IN endpoint FIFOs scheduled for the current frame non-



empty, the controller generates an INCOMPISOIN interrupt in the OTGFS GINTSTS register.

[Application programming sequence (frame transfers)]

- 1. Program the OTGFS DIEPTSIZx register
- 2. Program the OTGFS_DIEPCTLx register based on endpoint characteristics, and set the CNAK and endpoint enable bits
- 3. Write the data to be transmitted into the transmit FIFO.
- 4. The assertion of the INTKNTXFEMP interrupt indictes that the application has not yet written all data to be transferred into the transmit FIFO.
- 5. If the interrupt endpint is already enabled while this interrupt is detected, ignore the interrupt. If it is not enabled, enable the endpoint to transmit data on the next IN token. If it is enabled while the interrupt is detected, refere to "Incomplete synchronous IN data transfers".
- 6. When the interrupt IN endpoint is set as a periodic endpoint, the controller internally can process the timeout on the interrupt IN endpoint, without the need of the application intervention. Therefore, the application can never detect the TIMEOUT interrupt (in the OTGFS_DIEPINTx register) on the periodic interrup IN endpoints.
- 7. The assertion of the XFERC interrupt in the OTGFS_DIEPINTx register but without the INTKNTXFEMP interrupt indicates the successful completion of a synchronous IN transfer. When reading the OTGFS_DIEPTSIZx register, only transfer size =0 and packet count =0 indicate that all data are transmitted on the USB line.
- 8. The assertion of the XFERC interrupt in the OTGFS_DIEPINTx register, with or without the INTKNTXFEMP interrupt, indicates the successful completion of an interrupt IN transfer. When reading the OTGFS_DIEPTSIZx register, only transfer size =0 and packet count =0 indicate that all data are transmitted on the USB line.
- 9. The assertion of the INCOMPISOIN interrupt but without the above-mentioned interrupts indicates that the controller did not receive at least one periodic IN token in the current frame. Refer to "Incomplete synchronous IN data transfers" for more information on synchronous IN endpoints.

20.6 OTGFS control and status registers

The application controls the OTGFS controller by reading from and writing to the control and status registers (CSRx) through the AHB slave interface. These registers are accessible by 32 bits, and the addresses are 32-bit aligned.

Only the controller global, power and clock control, data FIFO access and host port control and status registers are active in both host and device modes. When the OTGFS controller operates in either host or device mode, the application must not access the register group from the other mode. If an illegal access occurs, a mode mismatch interrupt is generated and the MODMIS bit (in the OTGFS_GINTSTS register) is affected.


When the controller switches from one mode to the other, the registers in the new mode must be reinitialized as they are after a power-on reset. These peripheral registers must be accessed by words (32-bit)

20.6.1 CSR register map

The host and device mode registers occupy different addresses. All registers are located in the AHB clock domain

Figure 20-13 CSR memory map





x = 4 in device mode, x = 8 in host mode.

The OTGFS control and status registers contain OTGFS global register, host mode register, device mode register, data FIFO register, power and clock control register.

- 1. OTGFS global registers: They are active in both host and device modes. The register acronym is G.
- 2. Host-mode registers: They must be programmed every time the controller changes to host mode, The register acronym is H.
- 3. Device-mode registers: They must be programmed every time the controller changes to device mode, The register acronym is D.
- 4. Data FIFO access registers: These registers are valid in both in host and device modes, and are used to read or write the FIFO for a specific endpoint or channel in a given direction. If a host channel is of type IN, the FIFO can only be read. Similarly, if a host channel is of type OUT, the FIFO can only be written.
- 5. Power and clock control register: There is only one regiser for power and clock control. It is valid in both host and device modes.



20.6.2 OTGFS register address map

Table 20-4 shows the USB OTG register map and their reset values.

These peripheral registers must be accessed by words (32-bit)

Table 20-4 OTGFS register map and reset values

OTGFS_GOTGCTL 0x000 0x0001 0000 OTGFS_GOTGINT 0x004 0x0000 0000 OTGFS_GAHBCFG 0x008 0x0000 0000 OTGFS_GUSBCFG 0x00C 0x0000 1400 OTGFS_GRSTCTL 0x010 0x2000 0000 OTGFS_GRSTSTS 0x014 0x4000 0020 OTGFS_GRYSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GRYTKSIZ/ 0x028 0x0200 0200 OTGFS_GNPTXSTSIZ/ 0x028 0x0200 0200 OTGFS_GRYTXSTS 0x02C 0x0008 0200 OTGFS_GROPTXSTS 0x02C 0x0008 0200 OTGFS_GUID 0x032 0x0000 0000 OTGFS_GUID 0x032 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCF 0x400 0x0000 0000	Register name	Offset	Reset value
OTGFS_GAHBCFG 0x008 0x0000 0000 OTGFS_GUSBCFG 0x00C 0x0000 1400 OTGFS_GRSTCTL 0x010 0x2000 0000 OTGFS_GINTSTS 0x014 0x0400 0020 OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0000 0200 OTGFS_GOCFG 0x038 0x0000 0000 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 0000 OTGFS_DIEPTXFIZ 0x100 0x0000 0000 OTGFS_DIEPTXFI 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HIR 0x404 0x0000 0000 OTGFS_HFIX 0x40 0x0000 0000	OTGFS_GOTGCTL	0x000	0x0001 0000
OTGFS_GUSBCFG 0x000C 0x0000 1400 OTGFS_GRSTCTL 0x010 0x2000 0000 OTGFS_GINTSTS 0x014 0x0400 0020 OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRYSTSIZ/ 0x024 0x0000 0200 OTGFS_GRPTXFSIZ/ 0x028 0x0200 0200 OTGFS_GRPTXFSTS 0x02C 0x0008 0200 OTGFS_GRPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HOLINT 0x418 0x0000 0000 <t< td=""><td>OTGFS_GOTGINT</td><td>0x004</td><td>0x0000 0000</td></t<>	OTGFS_GOTGINT	0x004	0x0000 0000
OTGFS_GRSTCTL 0x010 0x2000 0000 OTGFS_GINTSTS 0x014 0x0400 0020 OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRYFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GRYPXSTS 0x02C 0x0008 0200 OTGFS_GUID 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HEIR 0x400 0x0000 0000 OTGFS_HEIR 0x404 0x0000 0000 OTGFS_HEIR 0x404 0x0000 0000 OTGFS_HIR 0x404 0x0000 0000 OTGFS_HIR 0x414 0x0000 0000 <	OTGFS_GAHBCFG	0x008	0x0000 0000
OTGFS_GINTSTS 0x014 0x0400 0020 OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTKFSIZ/ 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 0000 OTGFS_DIEPTXF1 0x100 0x0000 0000 OTGFS_DIEPTXF2 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HFIR 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIXTS 0x410 0x0000 0000 OTGFS_HIXTM 0x414 0x0000 0000	OTGFS_GUSBCFG	0x00C	0x0000 1400
OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ 0x028 0x0200 0200 OTGFS_GIPTXF0 0x028 0x0000 0200 OTGFS_GRPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HTXFS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000	OTGFS_GRSTCTL	0x010	0x2000 0000
OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ OTGFS_DIEPTXF0 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HEFG 0x400 0x0000 0000 OTGFS_HER 0x404 0x0000 0000 OTGFS_HIRR 0x404 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HOCHARO 0x500 0x0000 0000 OTGFS_HCHARO 0x500 0x0000 0000 OTGFS_HCHARIO 0x500 0x0000 0000	OTGFS_GINTSTS	0x014	0x0400 0020
OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ OTGFS_DIEPTXF0 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HRIM 0x408 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTSK 0x418 0x0000 0000 OTGFS_HCHARO 0x500 0x0000 0000 OTGFS_HCHARO 0x500 0x0000 0000 <tr< td=""><td>OTGFS_GINTMSK</td><td>0x018</td><td>0x0000 0000</td></tr<>	OTGFS_GINTMSK	0x018	0x0000 0000
OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ/ OTGFS_DIEPTXF0 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HAIN 0x408 0x0000 3FFF OTGFS_HAINT 0x410 0x0000 3FFF OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HOLTH 0x400 0x0000 0000 OTGFS_HCHARO 0x500 0x0000 0000 OTGFS_HCHARO 0x500 0x0000 0000 OTGFS_HCINTMSKO 0x500 0x0000 0000 <t< td=""><td>OTGFS_GRXSTSR</td><td>0x01C</td><td>0x0000 0000</td></t<>	OTGFS_GRXSTSR	0x01C	0x0000 0000
OTGFS_CNPTXFSIZ/ OTGFS_DIEPTXF0 0x028 0x0200 0200 OTGFS_DIEPTXF0 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HFIR 0x404 0x0000 0000 OTGFS_HAIN 0x408 0x0000 3FFF OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HOCHARO 0x500 0x0000 0000 OTGFS_HCCHARO 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCCHARI 0x500 0x0000 0000 OTGFS_HCCHARI 0x520 0x0000 0000 <t< td=""><td>OTGFS_GRXSTSP</td><td>0x020</td><td>0x0000 0000</td></t<>	OTGFS_GRXSTSP	0x020	0x0000 0000
OTGFS_DIEPTXF0 0x028 0x0200 0200 OTGFS_GNPTXSTS 0x02C 0x0008 0200 OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HAINT 0x410 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HCCHARO 0x500 0x0000 0000 OTGFS_HCINTMSKO 0x500 0x0000 0000 OTGFS_HCINTMSKO 0x50C 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000	OTGFS_GRXFSIZ	0x024	0x0000 0200
OTGFS_GCCFG 0x038 0x0000 0000 OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HPNUM 0x408 0x0000 3FFF OTGFS_HPXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTMSK0 0x50 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000	-	0x028	0x0200 0200
OTGFS_GUID 0x03C 0x0000 1000 OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HCHAR0 0x500 0x0000 0000 OTGFS_HCCHAR0 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x508 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x520 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000 </td <td>OTGFS_GNPTXSTS</td> <td>0x02C</td> <td>0x0008 0200</td>	OTGFS_GNPTXSTS	0x02C	0x0008 0200
OTGFS_HPTXFSIZ 0x100 0x0000 0000 OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHARO 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINTH 0x528 0x0000 0000 OTGFS_HCINTHSK1 0x520 0x0000 0000 OTGFS_HCINTHSK1 0x520 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_GCCFG	0x038	0x0000 0000
OTGFS_DIEPTXF1 0x104 0x0000 0000 OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHARO 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINTMSK1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_GUID	0x03C	0x0000 1000
OTGFS_DIEPTXF2 0x108 0x0000 0000 OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTSK0 0x50C 0x0000 0000 OTGFS_HCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HPTXFSIZ	0x100	0x0000 0000
OTGFS_DIEPTXF3 0x10C 0x0000 0000 OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x528 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_DIEPTXF1	0x104	0x0000 0000
OTGFS_HCFG 0x400 0x0000 0000 OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_DIEPTXF2	0x108	0x0000 0000
OTGFS_HFIR 0x404 0x0000 EA60 OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_DIEPTXF3	0x10C	0x0000 0000
OTGFS_HFNUM 0x408 0x0000 3FFF OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCFG	0x400	0x0000 0000
OTGFS_HPTXSTS 0x410 0x0008 0100 OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HFIR	0x404	0x0000 EA60
OTGFS_HAINT 0x414 0x0000 0000 OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HFNUM	0x408	0x0000 3FFF
OTGFS_HAINTMSK 0x418 0x0000 0000 OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HPTXSTS	0x410	0x0008 0100
OTGFS_HPRT 0x440 0x0000 0000 OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINTO 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HAINT	0x414	0x0000 0000
OTGFS_HCCHAR0 0x500 0x0000 0000 OTGFS_HCINT0 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HAINTMSK	0x418	0x0000 0000
OTGFS_HCINT0 0x508 0x0000 0000 OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HPRT	0x440	0x0000 0000
OTGFS_HCINTMSK0 0x50C 0x0000 0000 OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCCHAR0	0x500	0x0000 0000
OTGFS_HCTSIZ0 0x510 0x0000 0000 OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCINT0	0x508	0x0000 0000
OTGFS_HCCHAR1 0x520 0x0000 0000 OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCINTMSK0	0x50C	0x0000 0000
OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCTSIZ0	0x510	0x0000 0000
OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCCHAR1	0x520	0x0000 0000
OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000	OTGFS_HCINT1	0x528	0x0000 0000
OTGFS_HCCHAR2	OTGFS_HCINTMSK1	0x52C	0x0000 0000
	OTGFS_HCTSIZ1	0x530	0x0000 0000
OTGFS_HCINT2 0x548 0x0000 0000	OTGFS_HCCHAR2	0x540	0x0000 0000
	OTGFS_HCINT2	0x548	0x0000 0000



OTGFS HCINTMSK2	0x54C	0x0000 0000
OTGFS_HCTSIZ2	0x550	0x0000 0000
OTGFS_HCCHAR3	0x560	0x0000 0000
OTGFS_HCINT3	0x568	0x0000 0000
OTGFS_HCINTMSK3	0x56C	0x0000 0000
OTGFS_HCTSIZ3	0x570	0x0000 0000
OTGFS_HCCHAR4	0x580	0x0000 0000
OTGFS_HCINT4	0x588	0x0000 0000
OTGFS_HCINTMSK4	0x58C	0x0000 0000
OTGFS_HCTSIZ4	0x590	0x0000 0000
OTGFS_HCCHAR5	0x5A0	0x0000 0000
OTGFS_HCINT5	0x5A8	0x0000 0000
OTGFS HCINTMSK5	0x5AC	0x0000 0000
OTGFS_HCTSIZ5	0x5B0	0x0000 0000
OTGFS_HCCHAR6	0x5C0	0x0000 0000
OTGFS_HCINT6	0x5C8	0x0000 0000
OTGFS_HCINTMSK6	0x5CC	0x0000 0000
OTGFS_HCTSIZ6	0x5D0	0x0000 0000
OTGFS_HCCHAR7	0x5E0	0x0000 0000
OTGFS_HCINT7	0x5E8	0x0000 0000
OTGFS_HCINTMSK7	0x5EC	0x0000 0000
OTGFS_HCTSIZ7	0x5F0	0x0000 0000
OTGFS_HCCHAR8	0x600	0x0000 0000
OTGFS_HCINT8	0x608	0x0000 0000
OTGFS_HCINTMSK8	0x60C	0x0000 0000
OTGFS_HCTSIZ8	0x610	0x0000 0000
OTGFS_DCFG	0x800	0x0220 0000
OTGFS_DCTL	0x804	0x0000 0002
OTGFS_DSTS	0x808	0x0000 0010
OTGFS_DIEPMSK	0x810	0x0000 0000
OTGFS_DOEPMSK	0x814	0x0000 0000
OTGFS_DAINT	0x818	0x0000 0000
OTGFS_DAINTMSK	0x81C	0x0000 0000
OTGFS_DIEPEMPMSK	0x834	0x0000 0000
OTGFS_DIEPCTL0	0x900	0x0000 0000
OTGFS_DIEPINT0	0x908	0x0000 0080
OTGFS_DIEPTSIZ0	0x910	0x0000 0000
OTGFS_DTXFSTS0	0x918	0x0000 0200
OTGFS_DIEPCTL1	0x920	0x0000 0000
OTGFS_DIEPINT1	0x928	0x0000 0080
OTGFS_DIEPTSIZ1	0x930	0x0000 0000



OTGFS_DTXFSTS1	0x938	0x0000 0200
OTGFS_DIEPCTL2	0x940	0x0000 0000
OTGFS_DIEPINT2	0x948	0x0000 0080
OTGFS_DIEPTSIZ2	0x950	0x0000 0000
OTGFS_DTXFSTS2	0x958	0x0000 0200
OTGFS_DIEPCTL3	0x960	0x0000 0000
OTGFS_DIEPINT3	0x968	0x0000 0080
OTGFS_DIEPTSIZ3	0x970	0x0000 0000
OTGFS_DTXFSTS3	0x978	0x0000 0200
OTGFS_DOEPCTL0	0xB00	0x0000 8000
OTGFS_DOEPINT0	0xB08	0x0000 0080
OTGFS_DOEPTSIZ0	0xB10	0x0000 0000
OTGFS_DOEPCTL1	0xB20	0x0000 0000
OTGFS_DOEPINT1	0xB28	0x0000 0080
OTGFS_DOEPTSIZ1	0xB30	0x0000 0000
OTGFS_DOEPCTL2	0xB40	0x0000 0000
OTGFS_DOEPINT2	0xB48	0x0000 0080
OTGFS_DOEPTSIZ2	0xB50	0x0000 0000
OTGFS_DOEPCTL3	0xB60	0x0000 0000
OTGFS_DOEPINT3	0xB68	0x0000 0080
OTGFS_DOEPTSIZ3	0xB70	0x0000 0000
OTGFS_PCGCCTL	0xE00	0x0000 0000
OTGFS_DEP3RMPEN	0xD0C	0x0000 0000
OTGFS_USBDIVRST	0xE10	0x0000 0000

20.6.3 OTGFS global registers

These registers are available in both host and device modes, and do not need to be reprogrammed when switching between two modes.

20.6.3.1 OTGFS status and control register (OTGFS_GOTGCTL)

This register controls the OTG function and reflects its status.

Bit	Register	Reset value	Type	Description
Bit 31: 22	Reserved	0x0000	resd	Kept at its default value.
				Current Mode of Operation
				Accesible in both host and device modes
Bit 21	CURMOD	0x0	ro	This bit indicates the current operation mode.
				0: Device mode
				1: Host mode
Bit 20: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	Reserved	0x0000	resd	Kept at its default value.
				·



20.6.3.2 OTGFS interrupt status control register (OTGFS_GOTGINT)

The application reads this register to know about which kind of OTG interrupt is generated, and writes this register to clear the OTG interrupt.

Bit	Register	Reset value	Type	Description
Bit 31: 3	Reserved	0x0000	resd	Kept at its default value.
Bit 2	SESENDDET	0x0	rw1c	Available in both host and device modes Session end detected The controller sets this bit when a Bvalid (Vbus) signal is disconnected. This register can only be set by hardware. Writing 1 by software clears this bit.
Bit 1: 0	Reserved	0x0000	resd	Kept at its default value.

20.6.3.3 OTGFS AHB configuration register (OTGFS_GAHBCFG)

This register is used to configure the controller after power-on or mode change. This register mainly contains AHB-related parameters. Do not change this register after the initial configuration. The application must configure this register before starting transmission on either the AHB or USB.

Bit	Register	Reset value	Type	Description
Bit 31: 9	Reserved	0x000000	resd	Kept at its default value.
Bit 8	PTXFEMPLVL	0x0	rw	Accesible in host mode only Periodic TxFIFO empty level It indicates when the periodic TxFIFO empty interrupt bit in the GINTSTS register is triggered. 0: PTXFEMP (GINTSTS) interrupt indicates that the periodic TxFIFO is half empty 1: PTXFEMP (GINTSTS) interrupt indicates that the periodic TxFIFO is fully empty
Bit 7	NPTXFEMPLVL	0x0	rw	Accesible in both host mode and device modes Non-Periodic TxFIFO empty level In host mode, this bit indicates when the non-periodic TxFIFO empty interrupt (NPTXFEMP in GINTSTS) is triggered. In device mode, this bit indicates when the IN endpoint TxFIFO empty interrupt (TXFEMP bit in DIEPINTn) is triggered. 0: The TxFEMP (in DIEPINTn) interrupt indicates that the IN endpoint TxFIFO is half empty 1: The TxFEMP (in DIEPINTn) interrupt indicates that the IN endpoint TxFIFO is fully empty
Bit 6: 1	Reserved	0x00	resd	Kept at its default value.
Bit 0	GLBINTMSK	0x0	rw	Accesible in both host mode and device modes Global interrupt mask The application uses this bit to mask or unmask the interrupts sent by the interrupt line to itself. 0: Mask the interrupts sent to the application 1: Unmask the interrupts sent to the application



20.6.3.4 OTGFS USB configuration register (OTGFS_GUSBCFG)

This register is used to configure the controller after power-on or a change between host mode and device mode. This register contains USB and USB-PHY related parameters. The application must program the register before handling any transaction on either the AHB or USB. Do not change this register after the initial configuration.

Bit	Register	Reset value	Type	Description
				Accesible in both host mode and device modes
Bit 31	COTXPKT	0x0	rw	Corrupt Tx packet
				This bit is for debug purpose only. Do not set this bit to 1.
				Accesible in both host mode and device modes
				Force device mode
				Writing 1 to this bit forces the controller to go into device
				mode, irrespective of the status of the ID input poin.
Bit 30	FDEVMODE	0x0	rw	0: Normal mode
				1: Force device mode
				After setting this bit, the application must wait at least 25ms
				before the configuration takes effect.
				Accesible in both host mode and device modes
				Force host mode
				Writing 1 to this bit forces the controller to go into host
				mode, irrespective of the status of the ID input poin.
Bit 29	FHSTMODE	0x0	rw	0: Normal mode
				1: Force host mode
				After setting this bit, the application must wait at least 25ms
				before the configuration takes effect.
Bit 28: 15	Reserved	0x0000	resd	Kept at its default value.
Bit 14	Reserved	0x0	resd	Kept at its default value.
DICTT	reserved	0.00	1030	Accesible in device mode
				USB Turnaround Time
				This field sets the turnaround time in PHY clocks. It defines
				the response time when the MAC sends a request to the
				packet FIFO controller (PFC) to fetch data from the DFIFC
				(SPRAM). These bits must be configured as follows:
		0x5		0101: When the MAC interface is 16-bit UTMI+
Bit 13: 10	USBTRDTIM		rw	1001: When the MAC interface is 8-bit UTMI+
				Note: The aforementioned values are calculated based on
				a minimum of 30MHz AHB frequency. The USB turnaround
				time is critical for certifications with long cables and 5-Hub
				If you want the AHB to run below 30 MHz, and don't care
				about the USB turnaround time, you can set larger values for these bits.
D:+ 0. 0	Reserved	0,,00		
Bit 9: 3	Reserved	0x00	resd	Kept at its default value.
				Accesible in both host mode and device modes
				FS Timeout calibration
				The number of PHY clocks that the application programs
				in these bits is added to the full-speed interpacket timeou
				duration in order to compensate for any additional latency
Bit 2: 0	TOUTCAL	0x0	rw	introduced by the PHY. This action can be required
				because the delay triggered by the PHY while generating
				the line state condition can vary from one PHY to another
				In full-speed mode, the USB standard timeout value is
				16~18 (inclusive) bit times. The application must program
				these bits based on the enumeration speed. The number
				of bit times added per PHY clock is 0.25 bit times.



20.6.3.5 OTGFS reset register (OTGFS_GRSTCTL)

The application resets various hardware modules in the controller through this register.

Bit	Register	Reset value	Type	Description
D:: 04	ALIDIDI E	04		Accesible in both host mode and device modes AHB master Idle
Bit 31	AHBIDLE	0x1	ro	This bit indicates that the AHB master state machine is in idle condition.
Bit 30: 11	Reserved	0x000	resd	Kept at its default value.
Bit 10: 6	TXFNUM	0x00	rw	Accesible in both host mode and device modes TxFIFO number This field indicates the FIFO number that must be refreshed through the TxFIFO Flush bit. Do not make changes to this field until the controller clears the TxFIFO Flush bit. 00000: - Non-periodic TxFIFO in host mode - Tx FIFO 0 in device mode 00001: - Periodic TxFIFO in host mode - TXFIFO 1 in device mode 00010: - TXFIFO 2 in device mode 01111: - TXFIFO 15 in device mode
				10000: - Refresh all the transmit FIFOs in device or host mode
Bit 5	TXFFLSH	0x0	rw1s	Accesible in both host mode and device modes TxFIFO Flush This bit selectively refreshes a single or all transmit FIFOs, but can do so when the controller is not in the process of a transaction. The application must write this bit only after checking that the controller is neither writing to nor reading from the TxFIFO. Verify using these registers: Read: NAK effective interrupt (NAK Effective Interrupt) ensures that the controller is not reading from the FIFO Write: AHBIDLE bit in GRSTCTL ensures that the controller is not writing to the FIFO. For FIFO reprogramming, it is usually recommended to carry out flushing operation. In device endpoint disable state, it is also advised to use FIFO flushing operation. The application must wait until the controller clears this bit, before performing other operations. It takes 8 clocks to clear this bit (slowest of phy_clk or hclk)
Bit 4	RXFFLSH	0x0	rw1s	Accesible in both host mode and device modes RxFIFO flush The application can refresh the entire RxFIFO using this bit, but must first ensure that the controller is not in the process of a transaction. The application must only write to this bit after checking that the controller is neither reading from nor writing to the RxFIFO. The application must wait until the controller clears this bit, before performing other operations. It takes 8 clocks to clear this bit (slowest of PHY or AHB)
Bit 3	Reserved	0x0	resd	Kept at its default value.
Bit 2	FRMCNTRST	0x0	rw1s	Accesible in both host mode and device modes Host frame counter reset The application uses this bit to reset the frame number
				counter inside the controller. After the frame counter is reet, the subsequent SOS sent out by the controller has a



				frame number of 0. If the application writes 1 to this bit, it may not be able to
				read the value, because this bit is cleared after a few clock
-				cycles by the controller Accesible in both host mode and device modes
				PIU FS dedicated controller soft reset
Bit 1	PIUSFTRST	0x0	rw1s	This bit is used to reset PIU full-speed dedicated controller All state machines in the PIU full-speed dedicated controller are reset to the idle state. When the PHY remains in the receive state for more than one-frame time due to PHY errors (such as operation interrupted or babble), this bit can be used to reset the PIU full-speed dedicated controller.
				This is can be cleared automatically, the controller this clear this bit after all the necessary logic is reset in the
				controller.
Bit 0	CSFTRST	0x0	rw1s	Accesible in both host mode and device modes Controller soft reset Resets the hclk and phy_clock domain as follows: Clears all interrupts and CSR registers except for the following bits: - HCFG.FSLSPCS - DCFG.DECSPD - DCTL.SFTDIS Resets all state machines (except AHB slave) to the idle state, and clears all the transmit and receive FIFOs. All transactions on the AHB master are termindated as soon as possible after completing the last phase of an AHB data transfer. All transactions on the USB are terminated immediately. The application can write to this bit at any time to reset the controller. This is can be cleared automatically, the controller this clear this bit after all the necessary logic is reset in the controller. The controller could take several clocks to clear this bit, depending on the current state of the controller. Once this bit is cleared, the application must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay). Additionally, the application must ensure that the bit 31 in this register is set (AHB master is in idle state) before performing other operations. Typically, the software set is used during software development and also when the user dynamically changes the PHY selection bits in the above-listed USB
				configuration registers. To change the PHY, the corresponding PHY clock is selected and used in the PHY domain. After a new clock is selected, the PHY domain has to be reset for normal operation.



20.6.3.6 OTGFS interrupt register (OTGFS_GINTSTS)

This register interrupts the application due to system-level events in the current mode (device or host mode), as shown in *Figure 20-2*.

Some of the bits in this register are valid only in host mode, while others are valid in device mode only. Besides, this register indicates the current mode.

The FIFO status interrupts are read-only. The FIFO interrupt conditions are cleared automatically as soon as the software reads from or writes to the FIFO while processing these interrupts.

The application must clear the GINTSTS register at initialization before enabling an interrupt bit to avoid any interrupt generation prior to initialization.

Bit	Register	Reset value	Type	Description
Bit 31	WKUPINT	0x0	rw1c	Accesible in both host mode and device modes Resume/Remote wakeup detected interrupt) In device mode, this interrupt is generated only when a resume signal (triggered by host) is detected on the USB bus. In host mode, this interrupt is generated only when a remote wakeup signal (triggered by device) is detected on the USB bus.
Bit 30	Reserved	0x0	resd	Kept at its default value.
Bit 29	DISCONINT	0x0	rw1c	Accesible in host mode only Disconnect detected interrupt The interrupt is generated when a device disconnect is detected.
Bit 28	CONIDSCHG	0x0	rw1c	Accesible in both host mode and device modes Connector ID status change This bit is set by the controller when there is a change in connector ID status.
Bit 27	Reserved	0x0	resd	Kept at its default value.
Bit 26	PTXFEMP	0x1	ro	Accesible in host mode only Periodic TxFIFO Empty The interrupt is generated when the Periodic Transmit FIFO is either half or completely empty and there is space for a request to be written in the perioid request queue. The half or completely empty status depends on the periodic transmit FIFO empty level bit in the AHB configuration register.
Bit 25	HCHINT	0x0	ro	Host channel interrupt The controller sets this bit to indicate that an interrupt is pending on one of the channels in the controller (in host mode). The application must read the Host All Channels Interrupt register to determine the exact number of the channel on which the interrupt occurred, and then read the Host Channel-n Interrupt register to determine the interrupt event source. The application must clear the corresponding status bit in the HCINTn (Host All Channels Interrupt) register to clear this bit.
Bit 24	PRTINT	0x0	ro	Host port interrupt The controller sets this bit to indicate a change in port status one of the ports. The application must read the Host Port Control and Status register to determine the exact event source. The application must clear the Host Port Control and Status register to clear this bit.
Bit 23: 22	Reserved	0x0	resd	Kept at its default value.
Bit 21	INCOMPIP INCOMPISOOUT	0x0	rw1c	Incomplete periodic transfer Accesible in host mode only In host mode, the controller sets this interrupt bit when there are incomplete periodic transfers still pending in the current frame. Incomplete Isochronous OUT Transfer Accesible in device mode only In device mode, the controller sets this interrupt bit to



				indicate that there is at least one synchronous OUT endpoint with incomplete transfers in the current frame. This interrupt is generated along with the End of Periodic Frame Interrupt interrupt bit in this register. Accesible in device mode only
Bit 20	INCOMPISOIN	0x0	rw1c	Incomplete Isochronous IN Transfer The controller sets this interrupt to indicate that there is at least one synchronous IN endpoint with incomplete transfers in the current frame. This interrupt is generated along with the End of Periodic Frame Interrupt interrupt bit in this register.
Bit 19	OEPTINT	0x0	ro	Accesible in device mode only OUT endpoints interrupt The controller sets this bit to indicate that an interrupt is pending on one of the OUT endpoints in the controller. The application must read the Device All Endpoints Interrupt register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding Device OUT Endpoint-n Interrupt register to determine the exact source of the interrupt. The application must clear the corresponding status bit in the corresponding Device OUT Endpoint-n Interrupt register to clear this bit.
Bit 18	IEPTINT	0x0	ro	Accesible in device mode only IN Endpoints interrupt The controller sets this bit to indicate that an interrupt is pending one of the IN endpoints in the controller (in device mode). The application must read the Device All Endpoints Interrupt register to determine the exact number of the IN endpoint on which the interrupt occurred, and then read the corresponding Device IN Endpoint-n Interrupt register to determine the exact source of the interrupt. The application must clear the corresponding status bit in the corresponding Device IN Endpoint-n Interrupt register to clear this bit.
Bit 17: 16	Reserved	0x0	resd	Kept at its default value.
Bit 15	EOPF	0x0	rw1c	Accesible in device mode only End of periodic frame interrupt This bit indicates that the period programmed in the periodic frame interval bit of the Device Configuration register has been reached in the current frame.
Bit 14	ISOOUTDROP	0x0	rw1c	Accesible in device mode only Isochronous OUT packet dropped interrupt) The controller sets this bit on the following condition:the controller fails to write a synchronous OUT packet into the receive FIFO because the receive FIFO does not have enough space to accommodate a maximum size packet for the synchronous OUT endpoint.
Bit 13	ENUMDONE	0x0	rw1c	Accesible in device mode only Enumeration done The controller sets this bit to indicate that speed enumeration is done. The application must read the Device Status register to obtain the enumeration speed.
Bit 12	USBRST	0x0	rw1c	Accesible in device mode only USB Reset The controller sets this bit to indicate that a reset is detected on the USB bus. Accesible in device mode only
Bit 11	USBSUSP	0x0	rw1c	USB Suspend The controller sets this bit to indicate that a suspend is detected on the USB bus. The controller enters the Suspend state when there is no activity on the bus for a long period of time.



				Accesible in device mode only
Bit 10	ERLYSUSP	0x0	rw1c	Early suspend The controller sets this bit to indicate that the idle state has
				been detected on the USB bus for 3 ms.
Bit 9: 8	Reserved	0x0	resd	Kept at its default value.
				Accesible in device mode only
				Global OUT NAK effective
Bit 7	GOUTNAKEFF	0x0	ro	This bit indicates that the Set Global OUT NAK bit in the
				Device Control register (set by the application) has taken effect. This bit can be cleared by writing the Clear Global
				OUT NAK bit in the Device Control register.
				Accesible in device mode only
				Global IN Non-periodic NAK effective
				This bit indicates that the Set Global Non-periodic IN NA
				bit in the Device Control register (set by the application)
Bit 6	GINNAKEFF	0x0	ro	has taken effect. That is, the controller has sampled the Global IN NAK bit set by the application. This bit can be
Dit 0	OH WALL	OAO	10	cleared by writing the Clear Global Non-periodic IN NA bit
				in the Device Control register. This interrupt does not
				necessarily mean that a NAK handshake signal is sent out
				on the USB bus. The STALL bit has priority over the NAK
				bit. Accesible in both host and device modes
				Non-periodic TxFIFO empty
				This interrupt is generated when the Non-periodic TxFIFO
Bit 5	NPTXFEMP	0x1	ro	is either half or completely empty and there is enough
Dit 0	THE TABLE ENTIRE	OXI	10	space for at least one request to be written to the Non-
				periodic Transmit Request Queue. The half or completely empty depends on the Non-periodic TxFIFO Empty Level
				bit in the Core AHB Configuration register.
				Accesible in both host and device modes
Bit 4	RXFLVL	0x0	ro	RxFIFO Non-Empty
	TOULVE		.0	Indicates that there is at least one packet to be read from
				the receive FIFO. Accesible in both host and device modes
				Start of Frame
				In host mode, the controller sets this bit to indicate that an
		0x0		SOF (full-speed) or Keep-Alive (low-speed) is transmitted
				on the USB bus. The application must set this bit to 1 to
				clear this interrupt. In device mode, the controller sets this bit to indicate that
				an SOF token has been received on the USB bus. The
				application must read the Device Status register to get the
				current frame number. This interrupt can be generated only
Bit 3	SOF		rw1c	when the controller is running in FS mode. This bit is set by the controller. The application must write 1 to clear this
				bit.
				Note: Reading this register immediately after power-on
				reset may return the value 0x1. If this register is read as
				0x1 immediately after power-on reset, it does not mean
				that an SOF has been transmitted (in host mode) or
				received (in device mode). The reading of this register is valid only when an effective connection has been
				established between the host and the device. If this bit is
				set after power-on reset, the application can clear this bit.
				Accesible in both host and device modes
				OTG interrupt The controller sets this bit to indicate that an OTG protocol.
				The controller sets this bit to indicate that an OTG protocol event is generated. The application must read the
Bit 2	OTGINT	0x0	ro	OTGFS_GOTGINT register to determine the exact source
				that caused this interrupt. The application must clear the
				corresponding status bit in the OTGFS_GOTGINT register
Dit 1	MODEMIC	0.40	m s · A -	to clear this bit.
Bit 1	MODEMIS	0x0	rw1c	Accesible in both host and device modes



				Mode mismatch interrupt
				The controller sets this bit when the application is attempting to access:
				A host-mode register, when the controller is running in device mode
				A device-mode register, when the controller is running in host mode
				An OKAY response occurs when the register access is completed on the AHB, but it is ignored by the controller internally, and does not affect the operation of the controller.
				This bit can be set by the controller only. The application must write 1 to clear this bit.
				Accesible in both host and device modes
				Current mode of operation
Bit 0	CURMOD	0x0	ro	This bit indicates the current mode.
				0: Device mode
				1: Host mode

20.6.3.7 OTGFS interrupt mask register (OTGFS_GINTMSK)

This register works with the Interrupt Register to interrupt the application. When an interrupt bit is masked, the interrupt related to this interrupt bit is not generated. However, the Interrupt Register bit corresponding to this interrupt is still set.

Interrupt mask: 0
Interrupt unmask: 1

Bit	Register	Reset value	Type	Description
Bit 31	WKUPINTMSK	0x0	mar	Accesible in both host and device modes
ונטו	WKUPINTWSK	UXU	rw	Resume/Remote wakeup detected interrupt mask
Bit 30	Reserved	0x0	resd	Kept at its default value.
Bit 29	DISCONINTMSK	0x0	mar	Accesible in both host and device modes
DIL 29	DISCOMINIMINSK	UXU	rw	Disconnect detected interrupt mask
Bit 28	CONIDSCHGMSK	0x0	rw	Accesible in both host and device modes
	CONIDSCITIGIVISK	UXU	I VV	Connector ID status change mask
Bit 27	Reserved	0x0	resd	Kept at its default value.
Bit 26	PTXFEMPMSK	0x0	rw	Accesible in host mode only
BIL 20 FIAFEWEWSK	1 TAI LIVII WOR	0.00	1 44	Periodic TxFIFO empty mask
Bit 25	HCHINTMSK	0x0	rw	Accesible in host mode only
	TIOTHITTINOIC	0,0	1 44	Host channels interrupt mask
Bit 24	PRTINTMSK	0x0	ro	Accesible in host mode only
	TRINTMOR	0.00	10	Host port interrupt mask
Bit 23: 22	Reserved	0x0	resd	Kept at its default value.
	INCOMPIPMSK INCOMPISOOUTMSK	≺ ^{0x0}	rw	Incomplete periodic transfer mask
Bit 21				Accesible in host mode only
Dit Z i				Incomplete isochronous OUT transfer mask
				Accesible in device mode only
Bit 20	INCOMISOINMSK	0x0	rw	Accesible in device mode only
				Incomplete isochronous IN transfer mask
Bit 19	OEPTINTMSK	0x0	rw	Accesible in device mode only
				OUT endpoints interrupt mask
Bit 18	IEPTINTMSK	0x0	rw	Accesible in device mode only
				IN endpoints interrupt mask
Bit 17	Reserved	0x0	rw	Kept at its default value.
Bit 16	Reserved	0x0	resd	Kept at its default value.
Bit 15	EOPFMSK	0x0	rw	Accesible in device mode only
				End of periodic frame interrupt mask
Bit 14	ISOOUTDROPMSK	0x0	rw	Device only isochronous OUT packet dropped interrupt mask
				Accesible in device mode only
Bit 13	ENUMDONEMSK	0x0	rw	Enumeration done mask
				Accesible in device mode only
Bit 12	USBRSTMSK	0x0	rw	USB Reset mask
Bit 11	USBSUSPMSK	0x0	rw	Accesible in device mode only



				USB suspend interrupt mask
D:+ 40	EDLYCHODMOK	0.40		Accesible in device mode only
Bit 10	ERLYSUSPMSK	0x0	rw	Early suspend interrupt mask
Bit 9: 8	Reserved	0x0	resd	Kept at its default value.
Bit 7 GOUTNAKEFFN	COLITNIANCEEMON	0.40	na.	Accesible in device mode only
	GOUTNAKEFFINISK	0x0	rw	Global OUT NAK effective mask
Bit 6	GINNAKEFFMSK	0x0	rw	Accesible in device mode only
		UXU	I VV	Global Non-periodic IN NAK effective mask
Bit 5	NPTXFEMPMSK	0x0	rw	Accesible in both host and device modes
DIL 3			I VV	Non-periodic TxFIFO empty mask
Bit 4	RXFLVLMSK	0x0	rw	Accesible in both host and device modes
DIL 4	KAFLVLIVION		I VV	Receive FIFO Non-empty mask
Bit 3	SOFMSK	0x0	rw	Accesible in both host and device modes
DIL 3	SULINOK		I VV	Start of Frame mask
Bit 2	OTGINTMSK	0x0	mar	Accesible in both host and device modes
DIL Z	OTGINTWISK	UXU	rw	OTG interrupt mask
Bit 1	MODEMISMSK	0x0	na.	Accesible in both host and device modes
DIL I	MODEMISMSK	UXU	rw	Mode mismatch interrupt mask
Bit 0	Reserved	0x0	resd	Kept at its default value.

20.6.3.8 OTGFS receive status debug read/OTG status read and POP registers (OTGFS_GRXSTSR / OTGFS_GRXSTSP)

A read to the Receive Status Debug Read register returns the data of the top of the Receive FIFO. A read to the Receive Status Read and Pop register pops the data of the top of the Receive FIFO.

The receive status contents are interpreted differently in host and device modes. Then controller ignores the receive status pop/read when the receive FIFO is empty and returns the value of 0x0000 0000. The application can only pop the receive status FIFO when the receive FIFO non-empty bit of the Core Interrupt register register is set.

Host mode:

Bit	Register	Reset value	Type	Description
Bit 31: 21	Reserved	0x000	resd	Kept at its defaut value.
Bit 20: 17	PKTSTS	0x0	ro	Packet status Indicates the status of the received data packet. 0010: IN data packet received 0011: IN transfer completed (triggers an interrupt) 0101: Data toggle error (triggers an interrupt) 0111: Channel halted (triggers an interrupt) Others: Reserved Reset value: 0
Bit 16: 15	DPID	0x0	ro	Data PID Indicates the data PID of the received data packet. 00: DATA0 10: DATA1 01: DATA2 11: MDATA Reset value: 0
Bit 14: 4	BCNT	0x000	ro	Byte count Indicates the byte count of the received IN data packet.
Bit 3: 0	CHNUM	0x0	ro	Channel number Indicates the channel number to which the currently received data packet belongs.

2023.08.02 Page 369 Rev 2.03



Device mode:

Bit	Register	Reset value	Type	Description
Bit 31: 25	Reserved	0x00	resd	Kept at its defaut value.
				Frame number
Bit 24: 21	FN	0x0	ro	Indicates the least significant 4 bits of the frame number of the data packet received on the USB bus. This field is applicable only when the synchronous OUT endpoints are supported.
				Packet status
Bit 20: 17	PKTSTS	0x0	ro	Indicates the status of the received data packet. 0001: Global OUT NAK (triggers an interrupt) 0010: OUT data packet received 0011: OUT transfer completed (triggers an interrupt) 0100: SETUP transaction completed (triggers an interrupt) 0110: SETUP data packet received Others: Reserved
Bit 16: 15	DPID	0x0	ro	Data PID Indicates the data PID of the received OUT data packet. 00: DATA0 10: DATA1 01: DATA2 11: MDATA
Bit 14: 4	BCNT	0x000	ro	Byte count Indicates the byte count of the received data packet.
Bit 3: 0	EPTNUM	0x0	ro	Endpoint number Indicates the endpoint number to which the currently received data packet belongs.

20.6.3.9 OTGFS receive FIFO size register (OTGFS_GRXFSIZ)

The application can program the SRAM size that must be allocated to the receive FIFO.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				RxFIFO Depth
D# 45. 0				This value is in terms of 32-bit words.
	RXFDFP	0x0200	ro/rw	Minimum value is 16
Bit 15: 0	KALDEL	0x0200	10/1W	Maximum value is 512
				The power-on reset value of this register is defined as the
				largest receive data FIFO depth durig the configuration.

2023.08.02 Page 370 Rev 2.03

IN Endpoint FIFO0 transmit SRAM start address

Endpoint FIFO0 transmit SRAM.

This field contains the memory start address of the IN



20.6.3.10 OTGFS non-periodic Tx FIFO size (OTGFS_GNPTXFSIZ)/Endpoint 0 Tx FIFO size registers (OTGFS_DIEPTXF0)

The application can program the SRAM size and start address of the non-periodic transmit FIFO. The fields of this register varies with host mode or device mode.

Host:

Bit 15: 0

INEPT0TXSTADDR

Bit	Register	Reset value	Type	Description
				Non-periodic TxFIFO depth
Bit 31: 16	NPTXFDFP	0x0000	rolmu	This value is in terms of 32-bit words.
DIL 31. 10	NEIXEDER	000000	ro/rw	Minimum value is 16
				Maximum value is 256
				Non-periodic transmit SRAM start address
Bit 15: 0	NPTXFSTADDR	0x0200	ro/rw	This field contains the memory start address of the Non-
				periodic Transmit FIFO SRAM.
Device:				
Bit	Register	Reset value	Type	Description
				N Endpoint TxFIFO 0 depth
Bit 31: 16	INEPT0TXDEP	0x0000	ro/rw	This value is in terms of 32-bit words.
BIL 31: 10	INEPTOTABLE	UXUUUU	ro/rw	Minimum value is 16
				Maximum value is 256

20.6.3.11 OTGFS non-periodic Tx FIFO size/request queue status register (OTGFS_GNPTXSTS)

ro/rw

0x0200

This register is valid in host mode only. It is a read-only register that contains the available space information for the Non-periodic TxFIFO and the Non-periodic Transmit Request Queue.

Bit	Register	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
Bit 30: 24	NPTXQTOP	0x00	ro	Top of the Non-periodic transmit request queue Indicates that the MAC is processing the request from the non-periodic transmit request queue. Bit [30: 27]: Channel/Endpoint number Bit [26: 25]: 00: IN/OUT token 01: Zero-length transmit packet (device IN/host OUT) 10: PING/CSPLIT token 11: Channel halted command Bit [24]: Terminate (last request for the selected channel/endpoint)
Bit 23: 16	NPTXQSPCAVAIL	0x08	ro	Non-periodic transmit request queue space available Indicates the amount of space available in the non-periodic transmit request queue. This queue supports both IN and OUT requests in host mode. 00: Non-periodic transmit request queue is full 01: 1 location available 02: 2 locations available N: n locations available (0 ≤ n ≤ 8) Others: Reserved Reset value: Configurable
Bit 15: 0	NPTXFSPCAVAIL	0x0200	ro	Non-periodic TxFIFO space available Indicates the amount of space available in the non-periodic TxFIFO. Values are in terms of 32-bit words. 00: Non-periodic transmit FIFO is full 01: 1 location available 02: 2 locations available N: n locations available (0 ≤ n ≤ 256) Others: Reserved Reset value: Configurable

20.6.3.12 OTGFS general controller configuration register (OTGFS_GCCFG)

Bit	Register	Reset value	Type	Description
Bit 31: 22	Reserved	0x000	resd	Kept at its default value.
				VBUS ignored
				When this bit is set, the OTGFS controller does not monitor
				the Vbus pin voltage, and assumes that the Vbus is always
Bit 21	VBUSIG	0x0	rw	active in both host and device modes, and leaves the Vbus
				pin for other purposes.
				0: Vbus is not ignored
				1: Vbus is ignored, and is deemed as always active
				SOF output enable
Bit 20	SOFOUTEN	0x0	rw	0: No SOF pulse output
				1: SOF pulse output on PIN
				Bvalid sense enable
Bit 19	BVALIDSESEN	0x0	rw	0: Disabled
				1: Enabled
				Avalid sense enable
Bit 18	AVALIDSESEN	0x0	rw	0: Disabled
				1: Enabled
Bit 17	Reserved	0x0	resd	Kept at its default value.
				Power down
				This bit is used to activate the transceiver in
Bit 16	PWRDOWN	0x0	rw	transmission/reception. It must be pre-configured to allow
DIL 10	PWRDOWN	OXO	1 44	USB communication.
				0: Power down enable
				1: Power down disable (Transceiver active)
Bit 15: 0	Reserved	0x0000	resd	Kept at its default value.

20.6.3.13 OTGFS controller ID register (OTGFS_GUID)

This is a read-only register contains the production ID.

		. с. с		
Bit	Register	Reset value	Type	Description
31: 0	USERID	0x0000 1000	rw	Product ID field The application can program the ID field

20.6.3.14 OTGFS host periodic Tx FIFO size register (OTGFS_HPTXFSIZ)

This register contains the size and memory start address of the periodic transmit FIFO.

Bit	Register	Reset value	Type	Description
Bit 31: 16	PTXFSIZE	0x02000	ro/rw	Host periodic TxFIFO depth Values are in terms of 32-bit words. Minimum value is 16 Maximum value is 512
Bit 15: 0	PTXFSTADDR	0x0600	ro/rw	Host Periodic TxFIFO start address The power-on reset value of this register is the sum of the largest receive FIFO depth and the largest non-periodic transmit FIFO depth.

2023.08.02 Page 372 Rev 2.03



20.6.3.15 OTGFS device IN endpoint Tx FIFO size register (OTGFS_DIEPTXFn) (x=1...3, where n is the FIFO number)

This register holds the depth and memory start address of the IN endpoint transmit FIFO in device mode. Each of the FIFOs contains an IN endpoint data. This register can be used repeatedly for instantiated IN endpoint FIFO1~15. The GNPTXFSIZ register is used to program the depth and memory start address of the IN endpoint FIFO 0.

Bit	Register	Reset value	Type	Description
Bit 31: 16	INEPTXFDEP	0x0200	ro/rw	IN Endpoint TxFIFO depth Values are in terms of 32-bit words. Minimum value is 16 Maximum value is 512 The reset value is the maximum possible IN endpoint transmit FIFO depth
Bit 15: 0	INEPTXFSTADDR	0x0400	ro/rw	IN Endpoint FIFOn transmit SRAM start address This field contains the SRAM start address of the IN endpoint n transmit FIFO

20.6.4 Host-mode registers

Host-mode registers affect the operation of the controller in host mode. Host-mode register are not accessible in device mode (as the results are undefined in device mode). Host-mode registers contain as follows:

20.6.4.1 OTGFS host mode configuration register (OTGFS_HCFG)

This register is used to configure the controller after power-on. Do not change this register after initialization.

Bit	Register	Reset value	Type	Description
Bit 31: 3	Reserved	0x0000 00000	resd	Kept at its default value.
Bit 2	FSLSSUPP	0x0	ro	FS- and LS-only support The application uses this bit to control the controller's enumeration speed. With this bit, the application can make the controller enumerate as a full-speed host mode, even if the connected device supports high-speed communication. Do not change this bit after initial programming. 0: FS/LS, depending on the largest speed supported by the connected device. 1: FS/LS-only, even if the onnected device supports high-speed.
Bit 1: 0	FSLSPCLKSEL	0x0	rw	FS/LS PHY clock select When the controller is in FS host mode: 01: PHY clock is running at 48MHz Others: Reserved When the controller is in LS host mode: 00: Reserved 01: PHY clock is running at 48 MHz 10: PHY clock is running at 6 MHz. If 6 MHz clock is selected, reset must be done by software. 11: Reserved



20.6.4.2 OTGFS host frame interval register (OTGFS_HFIR)

This register is used to program the frame interval at current enumeration speed.

Bit	Register	Reset value	Type	Description
Bit 31: 17	Reserved	0x0000	resd	Kept at its default value.
Bit 16	HFIRRLDCTRL	0x0	rw	Reload control This bit is used to disable/enable dynamic reload for the host frame register at runtime. 1: Reload control disable 0: Reload control enable This bit must be configured at initialization. Do not change its value at runtime.
Bit 15: 0	FRINT	0xEA60	rw	Frame interval The application uses this filed to program the interval between two consecutive SOFs (full speed) The number of PHY locks in this field indicates the frame interval. The application can write a value to the host frame interval register only after the port enable bit in the host port control and status register has been set. If no value is programmed, the controller calculates the value based on the PHY clock frequency defined in the FS/LS PHY clock select bit of the host configuration register. Do not change the value of this field after initial configuration. 1 ms * (FS/LS PHYPHY clock frequency) - 1

20.6.4.3 OTGFS host frame number/frame time remaining register (OTGFS_HFNUM)

This register indicates the current frame number, and also the time remaining in the current frame (in terms of the number of PHY clocks).

Bit	Register	Reset value	Type	Description
Bit 31: 16	FTREM	0x0000	ro	Frame time remaining Indicates the time remaining in the current frame (FS/HS), in terms of the number of PHY clocks. This field decrements with the number of PHY clocks. When it reaches zero, this filed is reloaded with the value of the frame interval register, and a new SOF is transmitted on the USB bus.
Bit 15: 0	FRNUM	0x3FFF	ro	Frame number This field increments every time a new SOP is transmitted on the USB bus, and is cleared to 0 when the value reaches 16'h3FFF.

20.6.4.4 OTGFS host periodic Tx FIFO/request queue register (OTGFS_HPTXSTS)

This is a ready-only register containing the free space information of the perioid Tx FIFO and the periodic transmit request queue.

Bit	Register	Reset value	Type	Description
Bit 31: 24	PTXQTOP	0x00	ro	Top of the periodic transmit request queue) Indicates that the MAC is processing the request from the perioic tranmit request queue. This register is used for debugging. Bit [31]: Odd/Even frame 0: Transmit in even frame 1: Transmit in odd frame Bit [30: 27]: Channel/Endpoint number Bit [26: 25]: Type 00: IN/OUT 01: Zero-length packet 10: Reserved 11: Channel command disable Bit [24]: Terminate (last request for the selected channel or



				endpoint)
Bit 23: 16	PTXQSPCAVAIL	0x08	ro	Periodic transmit request queue space available Indicates the number of free space available to be written in the periodic transmit request queue. This queue contains both IN and OUT requests. 00: Periodic transmit request queue is full 01: 1 space avaiable 10: 2 space avaiable N: n space avaiable (0 ≤ n ≤ 8) Others: Reserved
Bit 15: 0	PTXFSPCAVAIL	0x0100	rw	Periodic transmit data FIFO space available Indicates the number of free space available to be written in the periodic transmit FIFO, in terms of 32-bit words. 0000: Periodic transmit FIFO is full 0001: 1 space avaiable 0010: 2 space avaiable N: n space avaiable (0 ≤ n ≤ 512) Others: Reserved

20.6.4.5 OTGFS host all channels interrupt register (OTGFS_HAINT)

When a flag event occurs on a channel, the host all channels interrupt register interrupts the application through the host channels interrupt bit of the controller interrupt register, as shown in *Figure 20-2*. There is one interrupt bit for each channel, up to 16 bits. The application sets or clears this register by setting or clearing the appropriate bit in the corresponding host channel-n interrupt register.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	HAINT	0x0000	ro	Channel interrupts One bit per channel: bit 0 for channel 0, bit 15 for channel 15.

20.6.4.6 OTGFS host all channels interrupt mask register (OTGFS_HAINTMSK)

The host all channels interrupt mask register ((OTGFS_HAINTMSK)) works with the host all channels interrupt register (OTGFS_HAINT) to interrupt the application when an event occurs on a channel. There is one interrupt mask bit per one channel, 16 bits in total.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
Bit 15: 0	HAINTMSK	0x0000	rw	Channel interrupt mask One bit per channel: bit 0 for channel 0, bit 15 for channel 15.

20.6.4.7 OTGFS host port control and status register (OTGFS_HPRT)

This register is valid only in host mode. Currently, the OTG host supports only one port.

This register contains USB port-relatd information such as USB reset, enable, suspend, resume, connect status and test mode, as show in *The comparator* is clocked by the PCLK, and uses system reset as its reset signal. The comparator still works in Deepsleep mode, which can be used as an EXINT interrupt source to wakeup device from low-power mode.

. The register of type rw1c can interrupt the application through the host port interrupt bit in the controller interrupt register. Upon a port interrupt, the application must read this register and clear the bit that caused the interrupt. For the register of type rw1c, the application must write 1 to clear the interrupt.

Bit	Register	Reset value	Type	Description
Bit 31: 19	Reserved	0x0000	resd	Kept at its default value.
				Port speed
	PRTSPD			Indicates the speed of the device connected to this port.
Bit 18: 17		00	ro	00: Reserved
DIL 10. 17		0x0		01: Full speed
				10: Low speed
				11: Reserved
Bit 16: 13	DDTTCTCTI	0x0	rw	Port test control
	PRTTSTCTL			The application writes a non-zero value to this field to put



Bit 12	PRTPWR	0x0	rw	the port into test mode, and the port gives a corresponding signal. 0000: Test mode disabled 0001: Test_J mode 0010: Test_K mode 0011: Test_SE0_NAK mode 0100: Test_Packet mode 0101: Test_Packet mode 0101: Test_Porce_Enable Others: Reserved Port power The application uses this bit to control power supply to this port (by writing 1 or 0) 0: Power off 1: Power on Note: This bit is not associated with interfaces. The application must follow the programming manual to set this
Bit 11: 10	PRTLNSTS	0x0	ro	bit for various interfaces. Port line status Indicates the current logic status of the USB data lines. Bit [10]: Logic level of D+ Bit [11]: Logic level of D-
Bit 9	Reserved	0x0	resd	Kept at its default value.
Bit 8	PRTRST	0x0	rw	Port reset When this bit is set by the application, a reset sequence is started on this port. The application must calculate the time required for the reset sequence, and clear this bit after the reset sequence is complete. 0: Port not in reset 1: Port in reset The application must keep this bit set for a minimum duration defined in Section 7.1.7.5 of USB 2.0 specification to start a reset on the port. In addition to this, the application can make this bit set for another 10 ms to the minimum duration, before clearing this bit. There is no maximum limit set by the USB standard.
Bit 7	PRTSUSP	0x0	rw1s	Port suspend The application sets this bit to put this port in suspend mode. In this case, the controller only stops sending SOF. The application must set the port clock stop bit in order to disable the PHY clock. The read value of this bit reflects the current suspend status of the port. This bit is cleared by the controller when a remote wakeup signal is detected or when the application sets the port reset bit or port resume bit in this register, or sets the resume/remote wakeup detected interrupt bit or disconnect detected interrupt bit in the controller interrupt register. The controller can still clear this bit, even if the device is disconnected with the host. 0: Port not in suspend mode 1: Port in suspend mode
Bit 6	PRTRES	0x0	rw	Port resume The application sets this bit to drive resume signaling on the port. The controller continues to trigger the resume signal until the application clears this bit. If the controller detects a USB remote wakeup sequence (as indicated by the port resume/remote wakeup detected interrupt bit of the controller interrupt register), the controller starts driving resume signaling without the intervention of the application. The read value of this bit indicates wehter the controller is currently driving resume signaling. 0: No resume triggered 1: Resume triggered



				Port overcurrent change
				The controller sets this bit when the status of the port
Bit 5	PRTOVRCCHNG	0x0	rw1c	overcurrent active bit (bit 4) in this register changes. This
				bit can only be set by the controller. The application must
				write 1 to clear this bit.
				Port overcurrent active
Bit 4	PRTOVRCACT	0x0	ro	Indicates the overcurrent status of the port.
DIL T	TRIOMOACI	0.00	10	0: No overcurrent
				1: Overcurrent condition
				Port enable/disable change
				The controller sets this bit when the status of the port
Bit 3	PRTENCHNG	0x0	rw1c	enable bit 2 in this register changes. This bit can only be
				set by the controller. The application must write 1 to clear
				this bit.
				Port enable
				A port is enabled only by the controller after a reset
				sequence. This port is enabled by an overcurrent
				condition, a disconnected condition ro by the application.
Bit 2	PRTENA	0x0	rw1c	The application cannot set this bit by a register write
				operation. It can only clear this bit to disable the port. This
				bit does not trigger any interrupt.
				0: Port disabled
				1: Port enabled
				Port connect detected
				On a device connection detected, the controller sets this
Bit 1	PRTCONDET	0x0	rw1c	bit using the host port interrupt bit in the controller register.
				This bit can only be set by the controller. The application
				must write 1 to clear this bit.
				Port connect status
Bit 0	PRTCONSTS	0x0	ro	0: No device is connected to the port
				1: A device is connected to the port

20.6.4.8 OTGFS host channelx characteristics register (OTGFS_HCCHARx) (x = 0...8, where x= channel number)

Bit	Register	Reset value	Type	Description
Bit 31	CHENA	0x0	rw1s	Channel enable This bit is set by the application and cleared by the OTG host. 0: Channel disabled 1: Channel enabled
Bit 30	CHDIS	0x0	rw1s	Channel disable The application sets this bit to stop transmitting or receiving data on a channel, even before the transfer on that channel is complete. The application must wait for the generation of the channel disabled interrupt before treating the channel as disabled.
Bit 29	ODDFRM	0x0	rw	Odd frame This bit is set / cleared by the application to indicate that the OTG host must perform a transfer in an odd frame. This bit is applicable for periodic transfers (synchronous and interrupt) only. 0: Even frame 1: Odd frame
Bit 28: 22	DEVADDR	0x00	rw	Device address This field is used to select the device that can serve as the data source or receiver.
Bit 21: 20	MC	0x0	rw	Multi count (MC) This field indicates to the host the number of transfers that must be performed per frame for the periodic endpoint. 00: Reserved. This field generates undefined results. 01: 1 transaction 10: 2 transactions per frame 11: 3 transactions per frame



			•	
				This field must be set to at least 0x01.
				Endpoint type
				Indicates the transfer type selected.
Bit 19: 18	EPTYPE	0.40	mar	00: Control transfer
DIL 19. 10	EPITPE	0x0	rw	01: Synchronous transfer
				10: Bulk transfer
				11: Interrupt transfer
				Low-speed device
Bit 17	LSPDDEV	0x0	rw	The application sets this bit to indicate that this channel is
				communicating to a low-speed device.
Bit 16	Reserved	0x0	resd	Kept at its default value.
				Endpoint direction
Bit 15	EDTNID	0x0	rw	Indicates whether the transfer is in IN or OUT.
פו וום	EPTDIR	UXU		0: OUT
				1: IN
				Endpoint number
Bit 14: 11	EPTNUM	0x0	rw	Indicates the endpoint number on the device (serving as
				data source or receiver)
				Maximum packet size
Bit 10: 0	MPS	0x000	rw	Indicates the maximum packet size of the corresponding
				port.

20.6.4.9 OTGFS host channelx interrupt register (OTGFS_HCINTx) (x = 0...8, where x= channel number)

This register contains the status of a channel related to USB and AHB events, as shown in *The comparator* is clocked by the PCLK, and uses system reset as its reset signal. The comparator still works in Deepsleep mode, which can be used as an EXINT interrupt source to wakeup device from low-power mode.

. The application must read this register when the host channels interrupt bit is set in the controller interrupt register. Before reading this register, the application must read the host all channels interrupt register to get the exact channel number of the host channel-n interrupt register. The application must clear the corresponding bit in this register to clear the corresponding bits in the OTGFS_HAIN and OTGFS_GINTSTS registers.

Bit	Register	Reset value	Type	Description
Bit 31: 11	Reserved	0x000000	resd	Kept at its default value.
				Data toggle error
Bit 10	DTGLERR	0x0	rw1c	This bit can only be set by the controller. The application
				must write 1 to clear this bit.
				Frame overrun
Bit 9	FRMOVRUN	0x0	rw1c	This bit can only be set by the controller. The application
				must write 1 to clear this bit.
				Babble error
Bit 8	BBLERR	0x0	rw1c	This bit can only be set by the controller. The application
				must write 1 to clear this bit.
				Transaction error
				Indicates one of the following errors occurred on the USB
				bus:
				CRC check failure
Bit 7	XACTERR	0x0	rw1c	Timeout
				Bit stuffing error
				EOP error
				This bit can only be set by the controller. The application
				must write 1 to clear this bit.
Bit 6	Reserved	0x0	resd	Kept at its default value.
				ACK response received/Transmitted interrupt
Bit 5	ACK	0x0	rw1c	This bit can only be set by the controller. The application
				must write 1 to clear this bit.
				NAK rsponse rceived iterrupt
Bit 4	NAK	0x0	rw1c	This bit can only be set by the controller. The application
				must write 1 to clear this bit.
Bit 3	STALL	0x0	rw1c	STALL rsponse reeived iterrupt
טונ ט	SIALL	UXU	IWIC	This bit can only be set by the controller. The application



				must write 1 to clear this bit.
Bit 2	Reserved	0x0	resd	Kept at its default value.
Bit 1	CHHLTD	0x0	rw1c	Channel hated Indicates that the transfer completed abnorammly either because of any transfer error or in response to a disable request by the application.
Bit 0	XFERC	0x0	rw1c	Transfer cmpleted Transfer completed normally, without any error. This bit can only be set by the controller. The application must write 1 to clear this bit.

20.6.4.10 OTGFS host channelx interrupt mask register (OTGFS_HCINTMSKx) (x = 0...8, where x= channel number)

This register is used to mask the channels described in the previous section.

Bit	Register	Reset value	Type	Description
Bit 31: 11	Reserved	0x000000	resd	Kept at its default value.
Bit 10	DTGLERRMSK	0x0	rw	Data toggle error mask
Bit 9	FRMOVRUNMSK	0x0	rw	Frame overrun mask
Bit 8	BBLERRMSK	0x0	rw	Babble error mask
Bit 7	XACTERRMSK	0x0	rw	Transaction error mask
Bit 6	NYETMSK	0x0	rw	NYET response received interrupt mask
Bit 5	ACKMSK	0x0	rw	ACK response received/transmitted interrupt mask
Bit 4	NAKMSK	0x0	rw	NAK response received interrupt mask
Bit 3	STALLMSK	0x0	rw	STALL response received interrupt mask
Bit 2	Reserved	0x0	resd	Kept at its default value.
Bit 1	CHHLTDMSK	0x0	rw	Channel halted mask
Bit 0	XFERCMSK	0x0	rw	Transfer completed mask

20.6.4.11 OTGFS host channelx transfer size register (OTGFS_HCTSIZx) (x = 0...8, where x= channel number)

Bit	Register	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
				PID (Pid)
				The application programs this field with the type of PID used for the initial transfer. The host controls this filed for
				the rest of transfers.
Bit 30: 29	PID	0x0	rw	00: DATA0
				01: DATA2
				10: DATA1
				11: MDATA(non-control)/SETUP(control)
		0x000		Packet count
				The application programs this field with the expected
				number of packets to be transmited or received. The host
Bit 28: 19	PKTCNT		rw	decrements the packet count on every successful
				transmission or reception of an OUT/IN packet. When this
				count reaches zero, the application is interrupted to
				indicate normal completion of the transfer.
				Transfer size
				For an OUT transfer, this field indicates the number of data
				bytes the host sends during a transfer.
Bit 18: 0	XFERSIZE	0x00000	rw	For an IN transfer, this field indicates the buffer size that
				the application has reserved for the transfer.
				For an IN transfer (periodic and non-periodic), the
				application must program this field as an integer multiple
				of the maximum packet size.

20.6.5 Device-mode registers

These registers are applicable in device mode only. They are not supported in host mode due to unknown access results. Some of the registers affect all the endpoints, while some affect only one endpoint.

20.6.5.1 OTGFS device configure register (OTGFS_DCFG)



This register configures the controller in device mode after power-on or after certain control commands or enumeration. Do not change this register after initial programming.

Bit	Register	Reset value	Type	Description
Bit 31: 13	Reserved	0x0110	resd	Kept at its default value.
Bit 12: 11	PERFRINT	0x0	rw	Periodic frame interval This field indicates the time within a frame at which the periodic frame end interrupt is generated. The application can use this interrupt to determine if the synchronous transfer has been completed in a frame. 00: 80% of the frame interval 01: 85% of the frame interval 10: 90% of the frame interval 11: 95% of the frame interval
Bit 10: 4	DEVADDR	0x00	rw	Device address The application must program this field every time a SetAddress command is received.
Bit 3	Reserved	0x0	resd	Kept at its default value.
Bit 2	NZSTSOUTHSHK	0x0	rw	Non-zero-length status OUT handshake The application can use this field to select the handshake the controller sends on receiving a non-zero-length data packet during a control transfer' status stage. 1: Send a STALL handshake on a non-zero-length status OUT transfer and do not send the received OUT packet to the application 0: Send the received OUT packet to the application (zero- length or non-zero-length), and send a handshake based on the NAK and STALL bits in the device endpoint control register.
Bit 1: 0	DEVSPD	0x0	rw	Device speed This field indicates the speed at which the application needs the controller to enumerate, or the maximum speed the application can support. However, the actual bus speed is determined only after the entire sequence is complete, and is based on the speed of the USB host to which the controller is connected. 00: Reserved 01: Reserved 11: Full speed (USB1.1 transceiver, clock is 48MHz)

20.6.5.2 OTGFS device control register (OTGFS_DCTL)

Bit	Register	Reset value	Type	Description
Bit 31: 12	Reserved	0x00000	resd	Kept at its default value.
				Power-on programming done
Bit 11	PWROPRGDNE	0x0	WO	The application uses this bit to indicate that the register
Dit 11	1 WINOI NODINE	OAO	WO	configuration is complete after a wakeup from power-down
-				mode.
Bit 10	CGOUTNAK	0x0	wo	Clear global OUT NAK
Dit 10	0000111/110	0,0	WO	Writing 1 to this bit clears the global OUT NAK.
				Set global OUT NAK
	SGOUTNAK	0x0	wo	Wrting to this bit sets the global OUT NAK.
Bit 9				The application uses this bit to send a NAK handshake on
ыга				all OUT endpoints. The application must set this bit only
				after checking that the global OUT NAK effective bit in the
				controller interrupt register is cleared.
Bit 8	CCNDININIAIZ	0x0	wo	Clear Global Non-periodic IN NAK
DILO	CGNPINNAK	UXU		Wrting to this bit clears the global Non-periodic OUT NAK.
				Set global Non-periodic IN NAK
				Wrting to this bit sets the global Non-periodic OUT NAK.
Bit 7	SGNPINNAK	0x0	14/0	The application uses this bit to send a NAK handshake on
			WO	all non-periodic IN endpoints. The application must set this
				bit only after checking that the global IN NAK effective bit
				in the controller interrupt register is cleared.



		·	·	
				Test control
				000: Test mode disabled
				001: Test_J mode
Bit 6: 4	TSTCTL	0x0	rw	010: Test_K mode
		07.0		011: Test_SE0_NAK mode
				100: Test_Packet mode
				101: Test_Force_Enable;
-				Others: Reserved
				Global OUT NAK status
				0: A handshake is sent based on the FIFO status, NAK and
				STALL bit settings.
Bit 3	GOUTNAKSTS	0x0	ro	1: No data is written to the receive FIFO, irrespective of
				space availability. Sends a NAK handshake on all packets
				(except on SETUP transfers). Drops all synchronous OUT
				packets.
				Global Non-periodic IN NAK status
				0: A handshake is sent based on the data status in the
Bit 2	GNPINNAKSTS	0x0	ro	transmit FIFO
				1: A NAK handshake is sent on all non periodic IN
				endpoints, irrespective of the data status in the transmit FIFO.
				Software disconnect
				The application uses this bit to indicate the OTGFS
				controller to perform software disconnected. Once this bit
				is set, the host finds the device disconnected, and the
		0x1		device does not receive signals on the USB bus. The
Bit 1	SFTDISCON		rw	controller stays in the disconnected state until the
Dit 1	OI IDIOOOIV	OXI	1 VV	application clears this bit.
				0: Normal operaton. When this bit is cleared after a
				software disconnect, the controller issues a device
				connect event to the host. Then the USB host restarts
				device enumeration.
				Remote wakeup signaling
Bit 0				When this bit is set by the application, the controller
	RWKUPSIG	0x0		initiates a remote signal to wakeup the USB host. The
			rw	application must set this bit to indicate the controller to exit
				the suspend mode. Per USB2.0 standards, the application
				must clear this bit 1-15 ms after setting it.
				- · · · · · · · · · · · · · · · · · · ·

Table 20-5 lists the minimum duration at which the software disconnect bit must be set in various states for the USB host to detect a device disconnect. To accommodate clock jitter, it is advised that the application adds some extra delay to the specified minimum duration.

Table 20-5 Minimum duration for software disconnect

Operating speed	Device state	Minimum duration
Full speed	Suspend	1ms + 2.5us
Full speed	Idle	2.5us
Full speed	No idle or suspend (performing transfers)	2.5us

20.6.5.3 OTGFS device status register (OTGFS_DSTS)

This register indicates the status of the controller related to OTGFS events. It must be read on interrupt events from the device all interrupts register (OTGFS DAINT).

Bit	Register	Reset value	Type	Description
Bit 31: 22	Reserved	0x000	resd	Kept at its default value.
Bit 21: 8	SOFFN	0x0000	ro	Frame number of the received SOF Note: The read value of this field immediately after power- on reset reflects a non-zero value. If a non-zero value is returned after reading this field immediately after power-on reset, it does not mean that the host has received a SOP. The read value of this field is valid only when the host is



-				
				connected to the device.
Bit 7: 4	Reserved	0x1	resd	Kept at its default value.
Bit 3	ETICERR	0x0	ro	Erratic error This error causes the controller to enter suspend mode, and interrupt is generated with the early suspend bit of the controller interrupt register. If the early suspend is asserted due to an erratic error, the application can only perform a software disconnect recover.
Bit 2: 1	ENUMSPD	0x0	ro	Enumerated speed Indicates the speed at which the controller has determined after speed detection through a sequence. 01: Reserved 10: Reserved 11: Full speed (PHY clock is running at 48MHz); Others: Reserved
Bit 0	SUSPSTS	0x0	ro	Suspend status In device mode, this bit is set as long as a suspend condition is detected on the USB bus. The controller enters the suspend state when there is no activity on the USB bus. The controller exits the suspend state on the following conditions: When there is an activity on the USB bus When the application writes to the remote wakeup signal bit in the device control register.

20.6.5.4 OTGFS device OTGFSIN endpoint common interrupt mask register (OTGFS_DIEPMSK)

This register works with each of the device IN endpoint interrupt register for all endpoints to generate an IN endpoint interrupt. The IN endpoint interrupt for a specific status in the OTGFS_DIEPINTx register can be masked by writing to the corresponding bit in the OTGFS_DIEPMSK register. Status bits are masked by default.

Bit	Register	Reset value	Type	Description
Bit 31: 10	Reserved	0x000000	resd	Kept at its defaut value.
				BNA interrupt mask
Bit 9	BNAINMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
Bit 8				FIFO underrun mask
	TXFIFOUDRMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
Bit 7	Reserved	0x0	resd	Kept at its defaut value.
				IN endpoint NAK effective mask
Bit 6	INEPTNAKMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				IN token received with EP mismatch mask
Bit 5	INTKNEPTMISMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				IN token received when TxFIFO empty mask
Bit 4	INTKNTXFEMPMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				Timeout condition mask (Non-isochronous endpoints))
Bit 3	TIMEOUTMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
Bit 2	Reserved	0x0	resd	Kept at its defaut value.
				Endpoint disabled interrupt mask
Bit 1	EPTDISMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				Transfer completed interrupt mask
Bit 0	XFERCMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked



20.6.5.5 OTGFS device OUT endpoint common interrupt mask register (OTGFS_DOEPMSK)

This register works with each of the OTGFS_DOEPINTx registers for all endpoints to generate an OUT endpoint interrupt. Each of the bits in the OTGFS_DOEPINTx registers can be masked by writing to the register. All interrupts are masked by default.

Bit	Register	Reset value	Type	Description
Bit 31: 10	Reserved	0x000000	resd	Kept at its defaut value.
				BNA interrupt mask
Bit 9	BNAOUTMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				OUT packet error mask
Bit 8	OUTPERRMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
Bit 7	Reserved	0x0	resd	Kept at its defaut value.
				Back-to-back SETUP packets received mask
Bit 6	B2BSETUPMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
Bit 5	Reserved	0x0	resd	Kept at its defaut value.
		0x0	rw	OUT token received when endpoint disabled mask
Bit 4	OUTTEPDMSK			0: Interrupt masked
				1: Interrupt unmasked
				SETUP phase done mask
Bit 3	SETUPMSK	0x0	rw	Applies to control endpoints only.
DIL 3	SETUFINISK			0: Interrupt masked
				1: Interrupt unmasked
Bit 2	Reserved	0x0	resd	Kept at its defaut value.
				Endpoint disabled interrupt mask
Bit 1	EPTDISMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked
				Transfer completed interrupt mask
Bit 0	XFERCMSK	0x0	rw	0: Interrupt masked
				1: Interrupt unmasked

20.6.5.6 OTGFS device all endpoints interrupt mask register (OTGFS_DAINT)

When an event occurs on an endpoint, The IN/OUT endpoint interrupt bits in the OTGS_DAINT register can be used to interrupt the application. There is one interrupt pit per endpoint, up to 8 interrupt bits for OUT endpoints and 8 bits for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are used at the same time. The corresponding bits in this register are set and cleared when the application sets and clears the bits in the corresponding device endpoint-x interrupt register.

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x0000	resd	Kept at its defaut value.
				OUT endpoint interrupt bits
Bit 23: 16	OUTEPTINT	0x0000	ro	One OUT endpoint per bit. Bit 16 for OUT endpoint 0, bit
				18 for OUT endpoint 2.
Bit 15: 8	Reserved	0x0000	resd	Kept at its defaut value.
				IN endpoint interrupt bits
Bit 7: 0	INEPTINT	0x0000	ro	One IN endpoint per bit. Bit 0 for IN endpoint 0, bit 7 for IN endpoint 7.

20.6.5.7 OTGFS all endpoints interrupt mask register (OTGFS_DAINTMSK)

When an event occurs on a device endpoint, the device endpoint interrupt mask register works with the device endpoint interrupt register to interrupt the application. However, the device all endpoints interrupt register corresponding to this interrupt is still set.

Bit	Register	Reset value	Type	Description
Bit 31: 24	Reserved	0x0000	resd	Kept at its defaut value.
Bit 23: 16	OUTEPTMSK	0x0000	rw	OUT EP interrupt mask bits One OUT endpoint per bit. Bit 16 for OUT endpoint 0, bit 18 for OUT endpoint 2.



				0: Interrupt masked
				1: Interrupt unmasked
Bit 15: 8	Reserved	0x0000	resd	Kept at its defaut value.
				IN EP interrupt mask bits
				One IN endpoint per bit. Bit 0 for IN endpoint 0, bit 7 for IN
Bit 7: 0	INEPTMSK	0x0000	rw	endpoint 7.
				0: Interrupt masked
				1: Interrupt unmasked

20.6.5.8 OTGFS device IN endpoint FIFO empty interrupt mask register (OTGFS_DIEPEMPMSK)

This register works witH the TXFE OTGFS DIEPINTx register to generate an interrupt.

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x0000	resd	Kept at its defaut value.
				IN endpoint Tx FIFO empty interrupt mask bits These bits serve as mask bits for the device IN endpoint interrupt register.
Bit 7: 0	INEPTXFEMSK	0x0000	rw	A transmit FIFO empty interrupt bit per IN endpint. Bit 0 for IN endpoint 0, bit 7 for IN endpoint 7. 0: Interrupt masked 1: Interrupt unmasked

20.6.5.9 OTGFS device control IN endpoint 0 control register (OTGFS_DIEPCTL0)

This section describes the control IN endpoint 0 control register. Nonzero control endpoint uses registers for endpoints 1-7.

Bit	Register	Reset value	Type	Description
Bit 31	EPTENA	0x0	rw1s	Endpoint enable The application sets this bit to start data transmission on the endpoint 0. The controller clears this bit before generating the following interrupts: Endpoint disabled Transfer completed.
Bit 30	EPTDIS	0x0	ro	Endpoint disable The application sets this bit to stop data transmission on an endpoint. The application must wait for the endpoint disabled interrupt before treating the endpoint as disabled. The controller clears this bit before setting the endpoint disabled interrupt. The application must set this bit only when the endpoint is enabled.
Bit 29: 28	Reserved	0x0	resd	Kept at its default value.
Bit 27	SNAK	0x0	wo	Set NAK A write to this bit sets the NAK bit of the endpoint. The application can use this bit to control the transmission of NAK handshakes on the endpoint. The controller also sets this bit when a SETUP data packet is received on the endpoint.
Bit 26	CNAK	0x0	wo	Clear NAK A write to this bit clears the NAK bit for the endpoint.
Bit 25: 22	TXFNUM	0x0	rw	TxFIFO number The endpoint 0 can only use FIFO0.
Bit 21	STALL	0x0	rw1s	STALL handshake The application sets this bit, and the controller clears this bit when a SETUP token is received. If a NAK bit, a global non-periodic IN NAK or global OUT NAK bit is set along with this bit, the STALL bit has priority.
Bit 20	Reserved	0x0	resd	Kept at its default value.
Bit 19: 18	EPTYPE	0x0	ro	Endpoint type Set to 0 by hardware for control endpoints.
Bit 17	NAKSTS	0x0	ro	NAK status Indicates the following:



			0: The controller is transmitting non-NAK handshakes based on the FIFO status
			1: The controller is transmitting NAK handshakes on this endpoint
			When this bit is set, either by the application or controller,
			the controller stops transmitting data, even if there are
			space available in the receive FIFO. The controller always
			responds to SETUP data packets with an ACK handshake,
			irrespective of this bit's setting.
Reserved	0x0	resd	Kept at its default value.
			USB active endpoint
USBACEPT	0x0	ro	This bit is always set to 1, indicating that the control
		10	endpoin 0 is always active in all configurations and interfaces.
Reserved	0x0000	resd	Kept at its default value.
			Applies to IN and OUT endpoints
			The application uses this bit to program the maximum
			packet size for the current logical endpoint.
MPS	0x0	rw	00: 64 bytes
			01: 32 bytes
			10: 16 bytes
			11: 8 bytes
	USBACEPT	USBACEPT 0x0 Reserved 0x0000	USBACEPT 0x0 ro Reserved 0x0000 resd

20.6.5.10 OTGFS device IN endpoint-x control register (OTGFS_DIEPCTLx) (x=x=1...3, where x is endpoing number)

The application uses this register to control the behavior of the endpoints other than endpoint 0.

Bit	Register	Reset value	Type	Description
Bit 31	EPTENA	0x0	rw1s	Endpoint enable The application sets this bit to start transmitting data on an endpoint. The controller clears this bit before the generation one of the following interrupts on this endpoing: SETUP stage done Endpoint disabled Transfer completed
Bit 30	EPTDIS	0x0	rw1s	Endpoint disable The application sets this bit to stop transmitting data on an endpoint, even if the transfer on that endpint is incomplete. The application must wait for the endpoint disabled interrupt before treating the endpoint as disabled. The controller clears this bit before setting the endpoint disabled interrupt. The application must set this bit only when the endpoint enabled set.
Bit 29	SETD1PID/ SETODDFR	0x0	wo	Set DATA1 PID Applies to interrupt/bulk IN endpoints only. Writing to this bit sets the endpoint data PID bit in this register to DATA1. Set odd frame Applies to synchronous IN endpoints only. Writing to this bit sets the Even/Odd frame to odd frame. 0: Disabled Set DATA1 PID disabled or Do not force odd frame 1: Set DATA1 PID enabled or forced odd frame
Bit 28	SETD0PID/ SETEVENFR	0x0	rw	Set DATA0 PID Applies to interrupt/bulk IN endpoints only. Writing to this bit sets the endpoint data PID bit in this register to DATA0. Set Even frame Applies to synchronous IN endpoints only. Writing to this bit sets the Even/Odd frame to even frame. 0:Disabled Set DATA0 PID disabled or Do not force evem frame 1: Set DATA0PID or set the EOFRNUM to even frame
Bit 27	SNAK	0x0	WO	Set NAK A write to this bit sets the NAK bit for the endpoint. The application uses this bit to control the transmission of NAK



				handshakes on an endpoint. The controller sets this bit on a Transfer completed interrupt or after receiving a SETUP packet.
				Values: 0: Do not set NAK
				1: Set NAK
				Clear NAK
Bit 26	CNAK	0x0	wo	A write to this bit clears the NAK bit for this endpoint.
				0: Not clear NAK 1: Clear NAK
				TxFIFO number
Bit 25: 22	TXFNUM	0x0	201	Allocate FIFO number to the corresponding endpoint. A
DIL 23. 22	IAFNUM	UXU	rw	separate FIFO number is allocated to each valid IN
				endpoint. This bit applies to IN endpoints only. STALL handshake
				Applies to non-control, non-synchronous IN and OUT
				endpoints.
				The application sets this bit to stall all tokens from the USB
Bit 21	STALL	0x0	rw	host to this endpoint. If a NAK bit , glocal non-periodic IN
				NAK bit or global OUT NAK bit is set along with this bit, the STALL bit has priority. Only the application can clear this
				bit, but the controller never.
				0: Stall all invalid tokens
D:: 00				1: Stall all valid tokens
Bit 20	Reserved	0x0	resd	Kept at its default value. Endpoint type
				This is the transfer type supported by this logical endpoint.
Bit 19: 18	EPTYPE	0x0	rw	00: Control
DIL 19. 10	CFIIFE	0.00	I VV	01: Synchronous
				10: Bulk 11: Interrupt
				NAK status
				Indicates the following status:
				0: The controller is sending non-NAK handshakes based
				on the FIFO status 1: The controller is sending NAK handshakes
				When this bit is set (either by the application or the
				controller), the controller stops receiving any data on an
				OUT endpoint, even if there is space in the receive FIFO
Bit 17	NAKSTS	0x0	ro	to accommodate the incoming data packets. For non-synchronous IN endpoints: the controller stops
				transmitting data on the endpoint, even if there is data
				pending in the transmit FIFO.
				For synchronous IN endpints: the controller sends a zero-
				length data packet, even if there is space in the transmit FIFO.
				The controller always responds to SETUP data packets
				with an ACK handshake, regardless of whether this bit is
-				set or not. Endpoint data PID
				Applies to interrupt/bulk IN endpoints only.
				This bit contains the PID of the packet to be transmitted on
				this endpoint. The application must program the PID of the
				initial data packet to be received or transmitted on this
				endpoint, after the endpoing is enabled. The application programs DATA0 or DATA1 PID through the SetD1PID and
Dit 16	DPID/	0.50	ro	SetD0PID of this register.
Bit 16	EOFRNUM	0x0	ro	0: DATA0
				1: DATA1
				Even/Odd frame Applies to synchronous IN endpoints only.
				Indicates the frame number in which the controller
				transmits synchronous data on this endpoint. The
				application must program the even/odd frame number in
				which it tends to transmit or receive synchronous data



				through the SETEVNFR and SETODDFR bits in this register. 0: Even frame
-				1: Odd frame
Bit 15	USBACEPT	0x0	rw	USB active endpoint Indicates whether this endpoint is active in the current configuration and interface. The controller clears this bit for all endpoints except for endpoint 0 after detecting a USB reset. After receiving the SetConfiguration and SetInterface commands, the application must program the endpoint registers and set this bit. 0: Inactive 1: Active
Bit 14: 11	Reserved	0x0	resd	Kept at its default value.
Bit 10: 0	MPS	0x000	rw	Maximum packet size The application uses this field to set the maximum packet size for the current logical endpoint. The values are in bytes.

20.6.5.11 OTGFS device control OUT endpoint 0 control register (OTGFS_DOEPCTL0)

This section describes the control OUT endpoint 0 control register. Non-zero control endpoints use registers for endponts 1-7.

Bit	Register	Reset value	Type	Description
Bit 31	EPTENA	0x0	rw1s	Endpoint enable The application sets this bit to start transmitting data on endpoint 0. The controller clears this bit before setting any one of the following interrupts on this endpoint: SETUP stage done Endpoint disabled Transfer completed
Bit 30	EPTDIS	0x0	ro	Endpoint disable The application cannot disable control OUT endpoint 0.
Bit 29: 28	Reserved	0x0	resd	Kept at its default value.
Bit 27	SNAK	0x0	wo	Set NAK A write to this bit sets the NAK bit for this endpoing. The application can use this bit to control the transmitssion of NAK handshakes on an endpoint. The controller sets this bit on a transfer completed interrupt or when a SETUP data packet is received.
Bit 26	CNAK	0x0	wo	Clear NAK A write to this bit clears the NAK for the endpoint.
Bit 25: 22	Reserved	0x0	resd	Kept at its default value.
Bit 21	STALL	0x0	rw1s	STALL handshake The application sets this bit and the controller clears this bit when a SETUP token is received for this endpint. If a NAK bit, glocal non-periodic OIT NAK bit is set along with this bit, the STALL bit has priority. The controller always responds to SETUP data packets, regardless of whether this bit is set or not.
Bit 20	SNP	0x0	rw	Snoop mode This bit configures the endpint to Snoop mode. In this mode, the controller does not check the correctness of OUT packets before transmitting OUT packets to the application memory.
Bit 19: 18	EPTYPE	0x0	ro	Endpoint type Hardware sets this bit to 0 to control endpoint type.
Bit 17	NAKSTS	0x0	ro	NAK status Indicates the followins: 0: The controller is sending non-NAK handshakes based on the FIFO status 1: The controller is sending NAK handshakes



				When this bit is set (either by the application or the controller), the controller stops receiving any data on an
				OUT endpoint, even if there is space in the receive FIFO.
				The controller always responds to SETUP data packets
				with an ACK handshake, regardless of whether this bit is
				set or not.
Bit 16	Reserved	0x0	resd	Kept at its default value.
				USB active endpoint
Bit 15	USBACEPT	0x1	ro	This bit is always set to 1, indicating that a control endpoint
				0 is always active in all configurations and interfaces.
Bit 14: 2	Reserved	0x0000	resd	Kept at its default value.
				Maximum packet size
				The maximum packet size of the control OUT endpoint 0
				is the same as that of the control IN endpoint 0.
Bit 1: 0	MPS	0x0	ro	00: 64 bytes
				01: 32 bytes
				10: 16 bytes;
				11: 8 bytes。

20.6.5.12 OTGFS device control OUT endpoint-x control register (OTGFS_DOEPCTLx) (x=1...3, where x if endpoint number)

This application uses this register to control the behavior of all endpoints other than endpoint 0.

Bit	Register	Reset value	Type	Description
Bit 31	EPTENA	0x0	rw1s	Endpoint enable Indicates that the descriptor structure and data buffer for data reception has been configured. The controller clears this bit before setting any one of the following interrupts on this endpoint: — SETUP stage done — Endpoint disabled — Transfer completed
Bit 30	EPTDIS	0x0	ro	Endpoint disable The application sets this bit to stop transmitting data on an endpoint, even if the transfer on that endpint is incomplete. The application must wait for the endpoint disabled interrupt before treating the endpoint as disabled. The controller clears this bit before setting the endpoint disabled interrupt. The application must set this bit only when the endpoint enabled set. 0: No effect 1: Endpoint disabled
Bit 29	SETD1PID/ SETODDFR	0x0	rw	Set DATA1 PID Applies to interrupt/bulk OUT endpoints only. Writing to this bit sets the endpoint data PID bit in this register to DATA1. Set odd frame Applies to synchronous OUT endpoints only. Writing to this bit sets the Even/Odd frame to odd frame. 0: Disabled Set DATA1 PID disabled or Do not force odd frame 1: Set DATA1 PID enabled or forced odd frame
Bit 28	SETD0PID/ SETEVENFR	0x0	rw	Set DATA0 PID Applies to interrupt/bulk OUT endpoints only. Writing to this bit sets the endpoint data PID bit in this register to DATA0. Set Even frame Applies to synchronous OUT endpoints only. Writing to this bit sets the Even/Odd frame to even frame. 0:Disabled Set DATA0 PID disabled or Do not force evem frame 1: Set DATA0PID or set the EOFRNUM to even frame
Bit 27	SNAK	0x0	wo	Set NAK A write to this bit sets the NAK bit for the endpoint. The application uses this bit to control the transmission of NAK

2023.08.02 Page 388 Rev 2.03



				handshakes on an endpoint. The controller sets this bit on a Transfer completed interrupt or after receiving a SETUP packet. Values:
				0: Do not set NAK
				1: Set NAK
				Clear NAK
Bit 26	CNAK	0x0	wo	A write to this bit clears the NAK bit for the endpoint.
Dit 20	OI W at	OXO	***	0: Not clear NAK
				1: Clear NAK
Bit 25: 22	Reserved	0x0	resd	Kept at its default value.
				Applies to non-control, non-synchronous IN and OUT
				endpoints. The application sets this bit to stall all tokens from the USB
Bit 21	STALL	0x0	rw	host to this endpoint. If a NAK bit , glocal non-periodic IN
DR Z I	O II NEE	OXO	. **	NAK bit or global OUT NAK bit is set along with this bit, the
				STALL bit has priority. Only the application can clear this
				bit, but the controller never.
				Snoop mode
				This bit configures the endpint to Snoop mode. In this
Bit 20	SNP	0x0	rw	mode, the controller does not check the correctness of
				OUT packets before transmitting OUT packets to the
				application memory. Endpoint type
				This is the transfer type supported by this logical endpoint.
D# 40, 40	EDTVDE	00		00: Control
Bit 19: 18	EPTYPE	0x0	rw	01: Synchronous
				10: Bulk
				11: Interrupt
				NAK status
				Indicates the followins: 0: The controller is sending non-NAK handshakes based
				on the FIFO status
				1: The controller is sending NAK handshakes
				When this bit is set (either by the application or the
				controller), the controller stops receiving any data on an
				OUT endpoint, even if there is space in the receive FIFO
Bit 17	NAKSTS	0x0	ro	to accommodate the incoming data packets.
				For non-synchronous IN endpoints: the controller stops transmitting data on the endpoint, even if there is data
				pending in the transmit FIFO.
				For synchronous IN endpints: the controller sends a zero-
				length data packet, even if there is space in the transmit
				FIFO.
				The controller always responds to SETUP data packets
				with an ACK handshake, regardless of whether this bit is
				set or not. Endpoint data PID
				Applies to interrupt/bulk OUT endpoints only.
				This bit contains the PID of the packet to be transmitted on
				this endpoint. The application must program the PID of the
				initial data packet to be received or transmitted on this
				endpoint, after the endpoing is enabled. The application
				programs DATA0 or DATA1 PID through the SetD1PID and
	DPID/			SetD0PID of this register. 0: DATA0
Bit 16	EOFRNUM	0x0	ro	1: DATA1
	_0. I. (10)			Even/Odd frame
				Applies to synchronous OUT endpoints only.
				Indicates the frame number in which the controller
				transmits synchronous data on this endpoint. The
				application must program the even/odd frame number in
				which it tends to transmit or receive synchronous data through the SETEVNFR and SETODDFR bits in this
				register.
				109,0.01.



				0: Even frame
				1: Odd frame
Bit 15	USBACEPT	0x0 0x0	rw	USB active endpoint Indicates whether this endpoint is active in the current configuration and interface. The controller clears this bit for all endpoints except for endpoint 0 after detecting a USB reset. After receiving the SetConfiguration and SetInterface commands, the application must program the endpoint registers and set this bit.
Bit 14: 11				0: Inactive 1: Active Kept at its default value.
Bit 10: 0	MPS	0x000	rw	Maximum packet size The application uses this field to set the maximum packet size for the current logical endpoint. The values are in bytes.

20.6.5.13 OTGFS device IN endpoint-x interrupt register (OTGFS_DIEPINTx) (x=0...3, where x if endpoint number)

This register indicates the status of an endpoint when USB and AHB-related events occurs, as shown in **Figure 20-2** When the IEPINT bit of the OTGFS_GINTSTS register is set, the application must first read the OTGFS_DAINT register to get the exact endpoint number in which the event occurs, before reading the endpoint interrupt registers. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTGFS_DAINT and OTGFS_GINTST registers.

Bit	Register	Reset value	Type	Description
Bit 31: 8	Reserved	0x000000	resd	Kept at its default value.
Bit 7	TXFEMP	0x0	ro	Transmit FIFO empty This interrupt is generated when the transmit FIFO for this endpint is half or completely empty. The half or completely empty status depends on the transmit FIFO empty level bit in the controller AHB configuration register.
Bit 6	INEPTNAK	0x0	rw1c	IN endpoint NAK effective This bit can be cleared by writing 1 to the CNAK bit in the DIEPCTLx register. This interrupt indicates that the IN endpoint NAB bit set by the application has taken effect. This interrupt does not guarantee that a NAK handshake is setn on the USB line. A STALL bit has priority over a NAK bit. This bit applies to the scenario only when the endpoint is enabled.
Bit 5	Reserved	0x0	resd	Kept at its default value.
Bit 4	INTKNTXFEMP	0x0	rw1c	N token received when TxFIFO is empty Indicates that an IN token was received when the associated transmit FIFO (periodic or non-periodic) was empty. An interrupt is generated on the endpoint for which an IN token was received.
Bit 3	TIMEOUT	0x0	rw1c	Timeout condition Applies to control IN endpoints only. This bit indicates that the controller has detected a timeout condition for the last IN token on this endpoint.
Bit 2	Reserved	0x0	resd	Kept at its default value.
Bit 1	EPTDISD	0x0	rw1c	Endpoint disabled interrupt This bit indicates that the endpoint is disabled according to the application's request.
Bit 0	XFERC	0x0	rw1c	Transfer completed interrupt Inidcates that the programmed transfers are complete on the AHB and on the USB for this endpoint.

2023.08.02 Page 390 Rev 2.03



20.6.5.14 OTGFS device OUT endpoint-x interrupt register (OTGFS_DOEPINTx) (x=0...3, where x if endpoint number)

This register indicates the status of an endpoint with repect to USB and AHB-related events, as shown in Figure 20-2. When the OEPINT bit of the OTGFS_GINTSTS register is set, the application must first read the OTGFS_DAINT register to get the exact endpoint number in which the event occurs, before reading the endpoint interrupt registers. The application must clear the appropriate bit in this register to clear the corresponding bits in the OTGFS_DAINT and OTGFS_GINTST registers.

Bit	Register	Reset value	Type	Description
Bit 31: 7	Reserved	0x0000001	resd	Kept at its default value.
				Back-to-back SETUP packets received
Bit 6	B2BSTUP	0x0	rw1c	Indicates that more than three back-to-back SETUP
				packets are received.
Bit 5	Reserved	0x0	resd	Kept at its default value.
				OUT token received when endpoint disabled
				Applies to control OUT endpoints only.
Bit 4	OUTTEPD	0x0	rw1c	Indicates that an OUT token was received when the
טונ ד	OUTILID	OXO	10010	endpoint has not yet been enabled. An interrupt is
				generated on the endpoint for which an OUT token was
				received.
				SETUP phase done
				Applies to control OUT endpoints only.
				Indicates that the SETUP stage for the control endpoint is
Bit 3	SETUP	0x0	rw1c	complete and no more back-to-back SETUP packets were
				received for the current control transfer. Upon this
				interrupt, the application can decode the received SETUP
				data packets.
Bit 2	Reserved	0x0	resd	Kept at its default value.
				Endpoint disabled interrupt
Bit 1	EPTDISD	0x0	rw1c	Indicates that the endpoint is disabled according to the
				application's request.
				Transfer completed interrupt
Bit 0	XFERC	0x0	rw1c	Inidcates that the programmed transfers are complete on
				the AHB and on the USB for this endpoint.

20.6.5.15 OTGFS device IN endpoint 0 transfer size register (OTGFS_DIEPTSIZ0)

The application must set this register before enabling endpoint 0. Once the endpoint 0 is enabled using the endpoint enable pin in the device endpoint 0 control register, the controller modifies this register. The application can only read this register as long as the controller clears the endpoint enable bit.

Bit	Register	Reset value	Type	Description
Bit 31: 21	Reserved	0x000	resd	Kept at its default value.
				Packet count
				Indicates the total number of USB packets that consistute
Bit 20: 19	PKTCNT	0x0	rw	the transfer size of data for the endpoint 0.
				This field is decremented every time a packet is read from
				the transmit FIFO (maximum packet size or short packet)
Bit 18: 7	Reserved	0x000	resd	Kept at its default value.
				Transfer size
				Indicates the transfer size (in bytes) for the endpoint 0. The controller interrupts the application when the transfer size
Bit 6: 0	XFERSIZE	0x00	rw	becomes 0. The transfer size can be set to the maximum
				packet size of the endpoint at the end of eack packet.
				The controller decrements this field every time a packet
				from the external memory is written to the transmit FIFO.



20.6.5.16 OTGFS device OUT endpoint 0 transfer size register (OTGFS_DOEPTSIZ0)

The application must set this register before enabling endpoint 0. Once the endpoint 0 is enabled using the endpoint enable pin in the device endpoint 0 control register, the controller modifies this register. The application can only read this register as long as the controller clears the endpoint enable bit.

Bit	Register	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
Bit 30: 29	SUPCNT	0x0	rw	SETUP packet count Indicates the number of back-to-back SETUP data packets the endpoint can receive. 01: 1 packet
				10: 2 packets 11: 3 packets
Bit 28: 20	Reserved	0x000	resd	Kept at its default value.
Bit 19	PKTCNT	0	rw	Packet count This bit is decremented to 0 after a packet is written to the receive FIFO.
Bit 18: 7	Reserved	0x000	resd	Kept at its default value.
Bit 6: 0	XFERSIZE	0x00	rw	Transfer size Indicates the transfer size (in bytes) for the endpoint 0. The controller interrupts the application when the transfer size becomes 0. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of eack packet. The controller decrements this field every time a packet from the external memory is written to the transmit FIFO. The controller decrements this field every time a packet from the receive FIFO is written to the external memory.

20.6.5.17 OTGFS device IN endpoint-x transfer size register (OTGFS_DIEPTSIZx) (x=1...3, where x is endpoint number)

The application must set this register before enabling endpoint x. Once the endpoint x is enabled using the endpoint enable pin in the device endpoint x control register, the controller modifies this register. The application can only read this register as long as the controller clears the endpoint enable bit.

Bit	Register	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
Bit 30: 29	MC	0x0	rw	Multi count For periodic IN endpoints, this field indicates the number of packets to be transmitted on the USB for each frame. The controller uses this field to calculate the data PID transmitted on synchronous IN endpoints. 01: 1 packet 10: 2 packets 11: 3 packets
Bit 28: 19	PKTCNT	0x000	rw	Packet count Indicates the total number of USB packets (data transfer size on the endpoint) this field is decremented every time a packet is read from the transmit FIFO (maximum packet size and short packet).
Bit 18: 0	XFERSIZE	0x00000	rw	Transfer Size Indicates the transfer size (in bytes) for the current endpoint. The controller interrupts the application when the transfer size becomes 0. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of eack packet. The controller decrements this field every time a packet from the external memory is written to the transmit FIFO.



20.6.5.18 OTGFS device IN endpoint transmit FIFO status register (OTGFS_DTXFSTSx) (x=1...3, where x is endpoint number)

This is a ready-only register containing the free space information for the device IN endpoint transmit FIFO.

Bit	Register	Reset value	Type	Description
Bit 31: 16	Reserved	0x0000	resd	Kept at its default value.
				IN endpoint TxFIFO space available
				Indicates the amount of free space in the endpoint transmit
				FIFO. Values are in terms of 32-bit words.
				0x0: Endpoint transmit FIFO is full
Bit 15: 0	INEPTXFSAV	0x0200	ro	0x1: 1 word available
				0x02: 2 words available
				0xn: n words available (0 < n < 512);
				0x200: Remaining 512 words
				Others: Reserved

20.6.5.19 OTGFS device OUT endpoint-x transfer size register (OTGFS_DOEPTSIZx) (x=1...3, where x is endpoint number)

The application must set this register before enabling endpoint x. Once the endpoint x is enabled using the endpoint enable pin in the device endpoint x control register, the controller modifies this register. The application can only read this register as long as the controller clears the endpoint enable bit.

Bit	Register	Reset value	Type	Description
Bit 31	Reserved	0x0	resd	Kept at its default value.
Bit 30: 29	RXDPID	0x0	ro	Received data PID Applies to synchronous OUT endpoints only. This is the data PID received in the last packet. 00: DATA0 01: DATA2 10: DATA1 11: MDATA SETUP packet count Applies to synchronous OUT endpoints only. Indicates the number of back-to-back SETUP data packets the endpoint can receive. 01: 1 packet 10: 2 packets 11: 3 packets
Bit 28: 19	PKTCNT	0x000	rw	Packet count Indicates the number of USB packets transmitted on the endpoint. This field is decremented every time a packet is written to the receive FIFO (maximum packet size and short packet)
Bit 18: 0	XFERSIZE	0x00000	rw	Transfer size Indicates the transfer size (in bytes) for the current endpoint. The controller interrupts the application when the transfer size becomes 0. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of eack packet. The controller decrements this field every time a packet is read from the receive FIFO and written to the external memory.





20.6.6 Power and clock control registers

20.6.6.1 OTGFS power and clock gating control register (OTGFS_PCGCCTL)

This register is available in host and device modes.

Bit	Register	Reset value	Type	Description
Bit 31: 5	Reserved	0x0000000	resd	Kept at its default value.
Bit 4	SUSPENDM	0x0	ro	PHY suspend Indicates that the PHY has been suspended.
Bit 3: 1	Reserved	0x0	resd	Kept at its default value.
Bit 0	STOPPCLK	0x0	rw	Stop PHY clock The application uses this bit to stop PHY clock when the USB is suspended, session is invalid or device is disconnected. The application clears this bit when the USB is resumed or a new session starts.




21 Comparator (COMP)

21.1 COMP introduction

AT32WB415 has two embedded ultra-low-power comparators, COMP1 and COMP2. They can be used for various purposes, such as, external analog signal monitor/control and wakeup from low-power mode, and working with other timers for pulse width measurement and PWM signal control.

Figure 21-1 Block Diagram of Comparator 1 and Comparator 2



21.2 Main features

- Programmable hysteresis level
- Programmable output polarity
- Programmable output speed
- Selectable positive/negative input sources
 - I/O pins
 - Internal reference voltage and three divider values (1/4, 1/2, 3/4)
- Output redirectioning
 - General-purpose I/O
 - Timter break input TMRx_BRK
 - Timer input capture TMR CH
 - Timer output compare reference value clear TMR_CH_CLR
- COMP 1 and COMP2 are combined as a window comparator
- Wakeup device from low-power mode through EXINT controller



21.3Interrupt management

Comparator 1 generates an external interrupt or event via EXTI line 19 to wakeup device from low-power mode:

Comparator 2 generates an external interrupt or event via EXTI line 20 to wakeup device from low-power mode.

For more detailed information, please refer to the section of interrupts and events.

21.4 Design tips

The following information can be used for design reference:

Input/Output configuration

As a comparator input, the I/Os must be configured as an analog mode. The comparator output can be remapped onto external I/Os through the CMP_MUX[1: 0] bit in the IOMUX_REMAP2 register.

Comparator output configuration:

Multiplexed	CMP_MUX [1: 0]=00	CMP_MUX [1: 0]=01	CMP_MUX [1: 0]=10
CMP1_OUT	PA0	PA6	PA11
CMP2_OUT	PA2	PA7	PA12

Lock

The CMP_CTRLSTS1 register can be write-protected. By setting CMPxWP=1, the corresponding bits in the CMP_CTRLSTS1 and CMP_CTRLSTS2 registers can be read-only after the completion of programming, and even the CMPxWP can be unlocked only after a system reset. This feature can be used for the applications with specific security requirements.

Low-power mode

The comparator is clocked by the PCLK, and uses system reset as its reset signal. The comparator still works in Deepsleep mode, which can be used as an EXINT interrupt source to wakeup device from low-power mode.

21.5 Functional overview

21.5.1 Analog comparator

Positive/Negative input selection

Select an I/O as a positive intput source through the CMPxNINVSEL[1: 0] bit in the CMP_CTRLSTS1 register; Select an internal reference voltage, three voltage divider values or an I/O as a negative input source through the CMPxINVSEL[2: 0] bit.

Hysteresis

The hysteresis feature can be selected through the CMPxHYST[1: 0] bit in the CMP_CTRLSTS1 register. This is used to avoid fake signal caused by noise. Hysteresis can be disabled (exit low-power mode) if not needed.

Operating mode

The controller can operate in fast speed/maximum power consumption, low speed/lowest power consumption in order to achieve the best trade-off between performance and power consumption, which is selected through the CMPxSSEL bit in the CMP_CTRLSTS1 register.



21.6 CMP registers

These registers must be accessed by words (32 bits).

Table 21-1 CMP register map and reset values

Register name	Offset	Reset value
CMP_CTRLSTS1	0x00	0x0000 0080
CMP CTRLSTS2	0x04	0x0001 0001

21.6.1 Comparator control and status register 1 (COMP_CTRLSTS1)

Bit	Register	Reset value	Type	Description
Bit 31	CMP2WP	0x0	rw0c	Comparator 2 write protected 0: Disabled 1: Enabled Note: The COMP_CTRLSTS1[31:16] and COMP_CTRLSTS2[31:16] can be write-protected through this bit. This bit can be cleared through system reset.
Bit 30	CMP2VALUE	0x0	ro	Comparator 2 output value This bit is read-only, indicating the status of the current comparator 2 output (affected by the COMP2P bit).
Bit 29:28	CMP2HYST	0x0	rw	Comparator2 hysteresis 00: No hysteresis 01: Low hysteresis 10: Intermediate hysteresis 11: High hysteresis Please refer to hysteresis electrical characteristics
Bit 27	CMP2P	0x00	rw	Comparator2 polarity 0: Comparator 2 output value is not inverted 1: Comparator 2 output value is inverted
Bit 26:24	CMP2TAG	0x0	rw	Comparator output target This field controls the COMP2 output target. 000: No selection 001: Timer 1 brake input 010: Timer 1 input capture 1 011: Timer 1 output compare clear 100: Timer 2 input capture 4 101: Timer 2 output compare clear 110: Timer 3 input capture 1 111: Timer 3 output compare clear
Bit 23	DCMPEN	0x0	rw	Double comparator mode enable 0: Double comparator mode disabled 1: Double comparator mode enabled Note: This bit is used to enable dual comparator mode, connecting the positive input of COMP2 with that of COMP1.
Bit 22:20	CMP2INVSEL	0x0	rw	Comparator2 inverting selection 000: 1/4 VREFIN 001: 1/2 VREFINT 010: 3/4 VREFINT 011: VREFINT 100: INM4(PA4) 101: INM5(PA5) 110: INM6(PA2) 111: Reserved
Bit 19	Reserved	0x0	resd	Kept at its default value.
Bit 18	CMP2SSEL	0x0	rw	Comparator 2 speed selection This bit is used to control the operating mode of comparators in order to adjust speed and power consumption. 0: Hihg-speed/maximum power consumption 1: Low-speed/minimum power consumption
Bit 17	Reserved	0x0	resd	Kept at its default value.
Bit 16	CMP2EN	0x0	rw	Comparator 2 enable This bit is used to enable/disable a comparator. 0: Comparator 2 disabled 1: Comparator 2 enabled



Bit 15	CMP1WP	0x0	rw0c	Comparator 1 write protect 0: Disabled 1: Enabled Note: The COMP_CTRLSTS1[15:0] and COMP_CTRLSTS2[15:0] bits are write-protected through this bit. This bit is cleared only by system reset.
Bit 14	CMP1VALUE	0x0	ro	Comparator 1 output value This bit is read-only, indicating the status of the current comparator 1 output (affected by the COMP1P bit).
Bit 13:12	CMP1HYST	0x0	rw	Comparator1 hysteresis 00: No hysteresis 01: Low hysteresis 10: Intermediate hysteresis 11: High hysteresis Please refer to hysteresis electrical characteristics
Bit 11	CMP1P	0x0	rw	Comparator1 polarity 0: Comparator 1 output value is not inverted 1: Comparator 1 output value is inverted
Bit 10:8	CMP1TAG	0x0	rw	Comparator output target This field controls the COMP2 output target. 000: No selection 001: Timer 1 brake input 010: Timer 1 input capture 1 011: Timer 1 output compare clear 100: Timer 2 input capture 4 101: Timer 2 output compare clear 110: Timer 3 input capture 1 111: Timer 3 output compare clear
Bit 7	Reserved	0x0	resd	Kept at its default value.
Bit 6:4	CMP1INVSEL	0x0	rw	Comparator1 inverting selection 000: 1/4 VREFIN 001: 1/2 VREFINT 010: 3/4 VREFINT 011: VREFINT 100: INM4(PA4) 101: INM5(PA5) 110: INM6(PA0) 111: Reserved
Bit 3	Reserved	0x0	resd	Kept at its default value.
Bit 2	CMP1SSEL	0x0	rw	Comparator1 speed selection This bit is used to control the operating mode of comparators in order to adjust speed and power consumption. 0: Hihg-speed/maximum power consumption 1: Low-speed/minimum power consumption
Bit 1	CMP1IS	0x0	rw	Comparator1 input shift 0: The switch is off. 1: The switch is on. Note: This bit is used to swith the connection between PA1 and PA4 of the comparator inverting input. It is only used for re-direction of input to high-impedance input, such as the non-inverting input of Comparator 1 (high-impedance switch).
Bit 0	CMP1EN	0x0	rw	Comparator1 enable This bit enables or disables a comparator. 0: Comparator 1 disabled 1: Comparator 1 enabled

2023.08.02 Page 398 Rev 2.03



21.6.2 Comparator Control/Status Register 2 (COMP_CTRLSTS2)

Bit	Register	Reset value	Type	Description
Bit 31: 18	Reserved	0x0000	resd	Kept at its default value.
Bit 17: 16	COMP2NINVSEL	0x1	rw	Comparator2 non-inverting input selection 00: INP0(PA7) 01: INP1(PA3)(default) 10: INP2(PA2)11: Reserved Note: This field is read-only when CMP2WP=1.
Bit 15: 2	Reserved	0x0000	resd	Kept at its default value.
Bit 1: 0	COMP1NINVSEL	0x1	rw	omparator1 non-inverting input selection 00: INP0(PA5) 01: INP1(PA1) (default) 10: INP2(PA0)11: Reserved Note: This field is read-only when CMP1WP=1.



22 Debug (DEBUG)

22.1 Debug introduction

Cortex®-M4 core provides poweful debugging features including halt and single step support, as well as trace function that is used for checking the details of the program execution. The debug features are implemented with a serial wire debug interface. The track information can be collected via a serial wire viewing interface, or TRACE interface (for a large track bandwidth). The track and debug interfaces can be combined into a single interface.

ARM Cortex®-M4 reference documentation:

- Cortex®-M4 Technical Reference Manual (TRM)
- ARM Debug Interface V5
- ARM CoreSight Design Kit revision r1p0 Technical Reference Manual

22.2 Debug and Trace

It is possible to support debugging for different peripherals, and configure the status of peripherals during debugging. For timers and watchdogs, the user can select whether or not to stop or continue counting during debugging; For CAN, the user can select whether or not to stop or continue updating receive registers during debugging; For I2C, the user can select whether or not to stop or continue SMBUS timeout counting.

In addition, code debugging is supported in Low-power mode. In Sleep mode, the clock programmed by code remains active for HCLK and FCLK to continue to work. In DeepSleep mode, HICK oscillator is enabled to feed FCLK and HCLK.

There are several ID codes inside the MCU, which is accessible by the debugger using the DEBUG_IDCODE at address 0xE0042000. It is part of the DEBUG and is mapped on the external PPB bus. These codes are accessible using the JTAG debug port or the SWD debug port or by the user software. They are even accessible while the MCU is under system reset.

Two trace interface modes supported: single-pin mode for serial wire view and multi-pin trace interface.

22.3I/O pin control

SWJ-DP is supported in different packages of AT32WB415. It uses 5 general-purpose I/O ports. After reset, the SWJ-DP can be immediately used by the debugger as a default function.

When the user wants to switch to a different debug port or disable debug feature, either IOMUX_MAPR or IOMUX_MAPR7 register can be configured to release these dedicated I/O pins. Once a corresponding debug I/O is released by the user, the GPIO controller takes control, and then these I/Os can be used as general-purpose I/Os.

For trace feature, it is possible to set the TRACE_IOEN and TRACE_MODE bits in the DEBUG_CTRL register to enable trace function and slect trace modes.

Table 22-1 Trace function enable

TRACE_IOEN	Description
0	No Trace (default state)
1	Trace enabled

Table 22-2 Trace function mode

TRACE _MODE[1	: 0]	PB3/JTDO/TR ACESWO	PE2/TRAC ECK	PE3/TRAC ED[0]	PE4/TRAC ED[1]	PE5/TRACE D[2]	PE6/TRAC ED[3]
00	Asynchronous trace	TRACES WO	Released (d	can be used	as general-p	uspose I/Os)	
01	Synchronous trace	Released (can be used as general- puspose I/Os)	TRAC ECK	TRAC ED[0]	Released (puspose I/C	can be used Os)	as general-
10	Synchronous trace		TRAC ECK	TRAC ED[0]	TRAC ED[1]	Released (ca general-pusp	
11	Synchronous trace		TRACE CK	TRACE D[0]	TRACE D[1]	TRACE D[2]	TRACE D[3]

22.4DEGUB registers

Table 22-3 shows DEBUG register map and reset values.

These peripheral registers must be accessed by word (32 bits)

Table 22-3 DEBUG register address and reset value

Register name	Offset	Reset value
DEBUG_IDCODE	0xE004 2000	0xXXXX XXXX
DEBUG_CTRL	0xE004 2004	0x0000 0000

22.4.1 DEBUG device ID (DEBUG IDCODE)

MCU integrates an ID code that is used to identify MCU's revision code. The DEBUG_IDCODE register is mapped on the external PPB bus at address 0xE0042000. This code is accessible by the SW debug port or by the user code.

Bit	Register	Reset value Type	Description
Bit 31: 0	PID	0xXXXX XXXX ro	PID information

PID [31: 0]	AT32 part number	FLASH size	Packages
0x7003_0250	AT32WB415CCU7-7	256KB	QFN48_7x7

22.4.2 DEBUG control register (DEBUG_CTRL)

This register is asynchronously reset by POR Reset (not reset by system reset). It can be written by the debugger under reset.

	Reset value	Type	Description
Reserved	0x0	resd	Kept at its default value.
			TMR11 pause control bit
TMR11_PAUSE	0x0	rw	0: Work normally
			1: Timer is disabled
			TMR10 pause control bit
TMR10_PAUSE	0x0	rw	0: Work normally
			1: Timer is disabled
			TMR9 pause control bit
TMR9_PAUSE	0x0	rw	0: Work normally
			1: Timer is disabled
Reserved	0x000	resd	Kept at its default value.
			TMR5 pause control bit
TMR5_PAUSE	0x0	rw	0: Work normally
			1: Timer is disabled
Reserved	0x0	resd	Kept at its default value.
	TMR11_PAUSE TMR10_PAUSE TMR9_PAUSE Reserved TMR5_PAUSE	FMR11_PAUSE 0x0 FMR10_PAUSE 0x0 FMR9_PAUSE 0x0 Reserved 0x000 FMR5_PAUSE 0x0	FMR11_PAUSE 0x0 rw FMR10_PAUSE 0x0 rw FMR9_PAUSE 0x0 rw Reserved 0x000 resd FMR5_PAUSE 0x0 rw



Bit 16	Reserved	0x0	resd	Kept at its default value.
				I ² C1 pause control bit
Bit 15	I2C1_SMBUS_TIMEOUT	0x0	rw	0: Work normally
				1: I ² C1 SMBUS timeout control is disabled
				CAN1 pause control bit
Bit 14	CAN1_PAUSE	0x0	rw	0: CAN1 works normally
	-			1: CAN1 receive registers do not continue to receive data
-				TMR4 pause control bit
Bit 13	TMR4_PAUSE	0x0	rw	0: Work normally
2				1: Timer is disabled
Bit 12	Reserved	0x0	resd	Kept at its default value.
				TMR2 pause control bit
Bit 11	TMR2_PAUSE	0x0	rw	0: Work normally
Dit 11	TWINE_TAGOL	OXO	1 44	1: Timer is disabled
				TMR1 pause control bit
Bit 10	TMD1 DALICE	0.0	rw	0: Work normally
DIL IU	TMR1_PAUSE	0x0	IVV	1: Timer is disabled
				Window watchdog pause control bit
D:+ 0	MANDT DALLOE	00		Window watchdog works normally
Bit 9	WWDT_PAUSE	0x0	rw	Window watchdog works normally Window watchdog is stopped
D:: 0	WDT DALIGE			watchdog pause control bit
Bit 8	WDT_PAUSE	0x0	rw	0: Watchdog works normally
				1: Watchdog is stopped
				Trace pin assignment control
				00: Asynchronous mode
Bit 7: 6	TRACE_MODE	0x0	rw	01: Snychronous mode with a data length of 1
				10: Snychronous mode with a data length of 2
				11: Snychronous mode with a data length of 4
				Trace pin assignment enable
Bit 5	TRACE_IOEN	0x0	rw	0: No trace (default state)
				1: Trace is enabled
Bit 4: 3	Reserved	0x0	resd	Always 0
				Debug Standby mode control bit
				0: The whole 1.2V digital circuit is unpowered in Standby mode
Bit 2	STANDBY_DEBUG	0x0	rw	1: The whole 1.2V digital circuit is not unpowered in
				Standby mode, and the system clock is provided by the
				internal RC oscillator (HICK)
				Debug Deepsleep mode control bit
				0: In Deepsleep mode, all clcoks in the 1.2V domain are
				disabled. When exiting from Deepsleep mode, the internal
				RC oscillator (HICK) is enabled, and HICK is used as the
D:+ 4	DEEDGLEED DEDLIG	00		system clock source, and the software must reprogram the
Bit 1	DEEPSLEEP_DEBUG	0x0	rw	system clock according to application requirements.
				1: In Deepsleep mode, system clock is provided by the internal RC oscillator (HICK). When exiting from
				Deepsleep mode, HICK is used as the system clock
				source, and the software must reprogram the system
				clock. according to application requirements.
				Debug Sleep mode control bit
				0: When entering Sleep mode, CPU HCLK clock is
Bit 0	SLEEP_DEBUG	0x0	rw	disabled, but other clocks remain active. When exiting
0	3111. <u>_</u> 51500	3 .	•••	from Sleep mode, it is not necessary to reprogram the clock system.
				-
				1: When entering Sleep mode, all clocks keep running.



23 Revision history

Document Revision History

Date	Version	Revision Note
2022.04.13	2.00	Initial release.
2022.06.27	2.01	Updated Figure 19-7 Updated the descriptions in Section 19.6.7 Error management Updated the descriptions of bit 16, bit 8 and bit 0 of Section 19.7.1.3 CAN transmit status register (CAN_TSTS)
2022.11.11	2.02	Updated descriptions of Chapter 10 Updated descriptions of Section 12.6.1 Updated descriptions of Section 12.6.2 Updated descriptions of Chapter 14
2023.08.02 1. Updated descriptions of Section 4.1.1 Clock sources 2. Updated descriptions of Section 12.8.3 Start bit and no 3. Updated descriptions of Section 14Timer		2. Updated descriptions of Section 12.8.3 Start bit and noise detection



IMPORTANT NOTICE - PLEASE READ CAREFULLY

Purchasers are solely responsible for the selection and use of ARTERY's products and services, and ARTERY assumes no liability whatsoever relating to the choice, selection or use of the ARTERY products and services described herein

No license, express or implied, to any intellectual property rights is granted under this document. If any part of this document deals with any third party products or services, it shall not be deemed a license granted by ARTERY for the use of such third party products or services, or any intellectual property contained therein, or considered as a warranty regarding the use in any manner of such third party products or services or any intellectual property contained therein.

Unless otherwise specified in ARTERY's terms and conditions of sale, ARTERY provides no warranties, express or implied, regarding the use and/or sale of ARTERY products, including but not limited to any implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement on any patent, copyright or other intellectual property right.

Purchasers hereby agree that ARTERY's products are not designed or authorized for use in: (A) any application with special requirements of safety such as life support and active implantable device, or system with functional safety requirements; (B) any aircraft application; (C) any aerospace application or environment; (D) any weapon application, and/or (E) or other uses where the failure of the device or product could result in personal injury, death, property damage. Purchasers' unauthorized use of them in the aforementioned applications, even if with a written notice, is solely at purchasers' risk, and Purchasers are solely responsible for meeting all legal and regulatory requirements in such use.

Resale of ARTERY products with provisions different from the statements and/or technical characteristics stated in this document shall immediately void any warranty grant by ARTERY for ARTERY's products or services described herein and shall not create or expand any liability of ARTERY in any manner whatsoever.

© 2023 ARTERY Technology - All Rights Reserved.